NDLI: A layout advisor for timing-critical bus routing

Content Provider	IEEE Xplore Digital Library
Author	Wei Huang Kahng, A.B.
Copyright Year	1997
Description	Author affiliation: Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA (Wei Huang)
Abstract	We describe a "topology advisor" for routing of critical (multisource) buses in building-block design. The tool accepts as input a block layout, a two-layer routing cost structure superposed over the block layout, terminal locations for a multi-source bus, and source-sink delay upper bound (linear or Elmore delay) constraints for all terminal pairs. The b best routing solutions (b a user parameter) that satisfy all constraints are returned. Efficient implementations of exhaustive search are used to guarantee optimal results when practical, and otherwise yield fast, high-quality results (if the problem is large or if the constraints are loose). Practical features include: (i) modeling of per-region and per-layer routing costs, (ii) routing to terminals located inside blocks, (iii) optional splitting of k-pin bus routes when the optimal routing passes through narrow channels, and (iv) heuristic speedups based on clustering and sampling.
Starting Page	210
Ending Page	214
File Size	685261
Page Count	5
File Format	PDF
ISBN	0780342836
ISSN	10630988
DOI	10.1109/ASIC.1997.617007
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1997-09-07
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Routing Delay lines Computer science Upper bound Repeaters Cost function Sampling methods Process planning Technology planning Process design
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance-Driven Steiner Tree Algorithms for Global Routing

DEFLAN- A delay estimator for floorplanner

Design of bi-directional bus nets

A new min-cut placement algorithm for timing assurance layout design meeting net length constraint

Partitioning logic to optimize routability on graph structures

Abstract optimal bus sizing in migration of processor design.

An optimized links-to-layout flow for timing critical designs

A timing-driven global routing algorithm considering channel density minimization for standard cell layout

Simultaneous Driver And Wire Sizing For Performance And Power Optimization*

A layout advisor for timing-critical bus routing

Similar Documents

Performance-Driven Steiner Tree Algorithms for Global Routing

DEFLAN- A delay estimator for floorplanner

Design of bi-directional bus nets

A new min-cut placement algorithm for timing assurance layout design meeting net length constraint

Partitioning logic to optimize routability on graph structures

Abstract optimal bus sizing in migration of processor design.

An optimized links-to-layout flow for timing critical designs

A timing-driven global routing algorithm considering channel density minimization for standard cell layout

Simultaneous Driver And Wire Sizing For Performance And Power Optimization*

A layout advisor for timing-critical bus routing