NDLI: Automatic design of domain-specific instructions for low-power processors

Content Provider	IEEE Xplore Digital Library
Author	Gonzalez-Alvarez, C. Sartor, J.B. Alvarez, C. Jimenez-Gonzalez, D. Eeckhout, L.
Copyright Year	2015
Description	Author affiliation: DAC Dept., UPC - Barcelona Tech, Barcelona, Spain (Alvarez, C.; Jimenez-Gonzalez, D.) \|\| ELIS Dept., Ghent Univ., Ghent, Belgium (Gonzalez-Alvarez, C.; Sartor, J.B.; Eeckhout, L.)
Abstract	This paper explores hardware specialization of low-power processors to improve performance and energy efficiency. Our main contribution is an automated framework that analyzes instruction sequences of applications within a domain at the loop body level and identifies exactly and partially-matching sequences across applications that can become custom instructions. Our framework transforms sequences to a new code abstraction, a Merging Diagram, that improves similarity identification, clusters alike groups of potential custom instructions to effectively reduce the search space, and selects merged custom instructions to efficiently exploit the available customizable area. For a set of 11 media applications, our fast framework generates instructions that significantly improve the energy-delay product and speed-up, achieving more than double the savings as compared to a technique analyzing sequences within basic blocks. This paper shows that partially-matched custom instructions, which do not significantly increase design time, are crucial to achieving higher energy efficiency at limited hardware areas.
Starting Page	1
Ending Page	8
File Size	1510212
Page Count	8
File Format	PDF
ISSN	2160052X
e-ISBN	9781479919253
DOI	10.1109/ASAP.2015.7245697
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-07-27
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Transforms Merging
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Formal loop merging for signal transforms

Exploiting FPGA-aware merging of custom instructions for runtime reconfiguration

A power reduction technique with object code merging for application specific embedded processors

Branch prediction techniques for low-power VLIW processors

Bespoke Processors for Applications with Ultra-low Area and Power Constraints

Power-aware issue queue design for speculative instructions

Towards domain-specific Instruction-Set Generation

On the design of low-power cache memories for homogeneous multi-core processors

Automatic Low Power Optimizations during ADL-driven ASIP Design

Automatic design of domain-specific instructions for low-power processors

Similar Documents

Formal loop merging for signal transforms

Exploiting FPGA-aware merging of custom instructions for runtime reconfiguration

A power reduction technique with object code merging for application specific embedded processors

Branch prediction techniques for low-power VLIW processors

Bespoke Processors for Applications with Ultra-low Area and Power Constraints

Power-aware issue queue design for speculative instructions

Towards domain-specific Instruction-Set Generation

On the design of low-power cache memories for homogeneous multi-core processors

Automatic Low Power Optimizations during ADL-driven ASIP Design

Automatic design of domain-specific instructions for low-power processors