NDLI: Quarter-Rate Superconducting Modulator for Improved High Resolution Analog-to-Digital Converter

Content Provider	IEEE Xplore Digital Library
Author	Inamdar, A. Rylov, S. Sahu, A. Sarwana, S. Gupta, D.
Copyright Year	2002
Abstract	We describe the design of a new oversampled analog-to-digital converter (ADC) based on phase modulation-demodulation (PMD) architecture. In a PMD ADC, the analog input signal modulates the phase of a periodic stream of fluxons applied to a modulator circuit for subsequent demodulation in a clocked synchronizer circuit to produce a digital code. The new modulator provides a way to quadruple the average fluxon transport rate, and hence the input dynamic range, by replacing the single junction interferometer with a high-speed symmetric divide-by-4 circuit. The divider acts as a 1:4 asynchronous demultiplexer which distributes incoming fluxons among its four quarter-rate outputs. This four-fold rate reduction, at the modulator output, allows one to increase the ADC maximum input slew rate to 2 fluxons per clock period, achieving 2 additional bits of resolution at the same sampling clock frequency. We have designed and fabricated a quarter-rate ADC front-end and present low frequency test results for the same. The ADC comprises a quarter-rate quantizer which has been successfully tested at an input frequency of 81.92 GHz.
Sponsorship	Council on Superconductivity Appl. Superconductivity Conference Inc MIT
Starting Page	446
Ending Page	450
Page Count	5
File Size	1878952
File Format	PDF
ISSN	10518223
Volume Number	17
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Analog-digital conversion Phase modulation Circuits Clocks Frequency Digital modulation Modulation coding Testing Signal resolution Demodulation superconductor integrated circuits Analog-to-digital converter (ADC) delta modulator rapid single flux quantum (RSFQ) logic
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Superconducting High-Resolution Low-Pass Analog-to-Digital Converters

A Design of 14-bits ADC and DAC for CODEC Applications in 0.18 µm CMOS Process

Frequency multiply circuit for superconducting A/D converter

Switched Current Flash Analog to Digital Converter

A K-Delta-1-Sigma modulator for wideband analog to digital conversion

Delay-Reduction Technique for DWA Algorithms

A 2.7-mW 2-MHz Continuous-Time $Sigma Delta$ Modulator With a Hybrid Active–Passive Loop Filter

A 81-dB Dynamic Range 16-MHz Bandwidth $DeltaSigma$ Modulator Using Background Calibration

Clockless asynchronous delta modulator based ADC for smart dust applications

Quarter-Rate Superconducting Modulator for Improved High Resolution Analog-to-Digital Converter

Similar Documents

Superconducting High-Resolution Low-Pass Analog-to-Digital Converters

A Design of 14-bits ADC and DAC for CODEC Applications in 0.18 µm CMOS Process

Frequency multiply circuit for superconducting A/D converter

Switched Current Flash Analog to Digital Converter

A K-Delta-1-Sigma modulator for wideband analog to digital conversion

Delay-Reduction Technique for DWA Algorithms

A 2.7-mW 2-MHz Continuous-Time $Sigma Delta$ Modulator With a Hybrid Active–Passive Loop Filter

A 81-dB Dynamic Range 16-MHz Bandwidth $DeltaSigma$ Modulator Using Background Calibration

Clockless asynchronous delta modulator based ADC for smart dust applications

Quarter-Rate Superconducting Modulator for Improved High Resolution Analog-to-Digital Converter