NDLI: An Efficient FFT Processor for DAB Receiver Using Circuit-Sharing Pipeline Design

Content Provider	IEEE Xplore Digital Library
Author	Chuen-Ching Wang Yih-Chuan Lin
Copyright Year	1963
Abstract	With the upcoming fourth generation wireless systems and convergence of multiple radio standards into a single terminal, building blocks are needed that can be configured for computing various algorithms used in different standards. Given these trends and requirements, in our previous paper we successfully proposed a circuit-sharing design for the DAB receiver to integrate the FFT (fast Fourier transform) and IMDCT (inverse modified discrete cosine transform) operations into the same functional circuit. The proposed technique reduces hardware overhead, enhances circuit efficiency and significantly reduces the cost of DAB receivers. To further improve the efficiency of our previous work, this investigation proposes another alternative design named the circuit-sharing pipeline design (CSPD) using a single processor with a pipeline scheme to combine two functions, FFT and IMDCT, into the same circuit. The proposed method reduces the required chip area and cost of DAB receivers. Analyzing the existing relationship among IMDCT, DCT (discrete cosine transform) and FFT, the IMDCT function can be replaced using a FFT function. Therefore, it is not necessary to design an extra circuit for IMDCT. The arithmetic unit in the FFT processor can be significantly reduced due to employing the pipeline scheme. Consequently, the circuit redundancies in the IMDCT and FFT functions can be easily eliminated to allow exploitation of the decreased chip area. Results of this study demonstrate that the proposed design can provide advantages such as low gate count and small memory size in the DAB (digital audio broadcasting) receiver.
Sponsorship	IEEE Broadcast Technology Society
Starting Page	670
Ending Page	677
Page Count	8
File Size	872144
File Format	PDF
ISSN	00189316
Volume Number	53
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuits Pipelines Discrete cosine transforms Receivers Costs Convergence Fast Fourier transforms Hardware Arithmetic Digital audio broadcasting VLSI DAB (digital audio broadcasting) DCT FFT (fast Fourier transform) IMDCT OFDM (orthogonal frequency division multiplexing)
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Media Technology

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Circuit-sharing design between FFT and IMDCT with pipeline structure for DAB receiver

FFT and IMDCT circuit sharing in DAB receiver

Low-cost reconfigurable VLSI architecture for fast fourier transform

Balanced Binary-Tree Decomposition for Area-Efficient Pipelined FFT Processing

Low cost VLSI design of a flexible FFT processor

A low-power 4K point FFT processor for CMMB OFDM receiver system

Low-cost FFT processor for DVB-T2 applications

On the use of Zero Padding with discrete cosine transform Type-II in multicarrier communications

Pipeline processor for fast architecture oriented regular DCT-IDCT algorithm

An Efficient FFT Processor for DAB Receiver Using Circuit-Sharing Pipeline Design

Similar Documents

Circuit-sharing design between FFT and IMDCT with pipeline structure for DAB receiver

FFT and IMDCT circuit sharing in DAB receiver

Low-cost reconfigurable VLSI architecture for fast fourier transform

Balanced Binary-Tree Decomposition for Area-Efficient Pipelined FFT Processing

Low cost VLSI design of a flexible FFT processor

A low-power 4K point FFT processor for CMMB OFDM receiver system

Low-cost FFT processor for DVB-T2 applications

On the use of Zero Padding with discrete cosine transform Type-II in multicarrier communications

Pipeline processor for fast architecture oriented regular DCT-IDCT algorithm

An Efficient FFT Processor for DAB Receiver Using Circuit-Sharing Pipeline Design