NDLI: A high-performance Si-bipolar RF receiver for digital satellite radio

Content Provider	IEEE Xplore Digital Library
Author	Cali, G. Cantone, G. Filoramo, P. Sirna, G. Vita, P. Palmisano, G.
Copyright Year	1963
Abstract	An integrated low voltage RF receiver for digital satellite radio is presented. It contains all the basic building blocks from the low noise amplifier (LNA) to the baseband buffer and two phase-locked loops (PLLs) which provide the RF and the intermediate frequency (IF) local oscillator signals. Innovative solutions for critical blocks such as the LNA, the IF buffer, the voltage controlled oscillator (VCO), etc., as well as new arrangements for bias circuits have been adopted which greatly increase circuit performance. Moreover, 2.4 V regulated power supplies with power down capability have also been included. The receiver needs a small number of external components that are principally the RF image filter and the surface acoustic wave (SAW) channel filter. It achieves a maximum gain of 120 dB and a noise figure of 5 dB. The internal regulators are set to 2.4 V and ensure correct operation with an external power supply varying from 2.7 to 5.5 V. The receiver was integrated in a high performance 20 GHz silicon bipolar technology. Its die size is 18 mm/sup 2/ and it needs a quiescent current of 75 mA.
Sponsorship	IEEE Microwave Theory and Techniques Society
Starting Page	2568
Ending Page	2576
Page Count	9
File Size	440733
File Format	PDF
ISSN	00189480
Volume Number	46
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Radio frequency Receivers Satellite broadcasting Voltage-controlled oscillators Power supplies Filters Surface acoustic waves Low voltage Phase noise Low-noise amplifiers
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electrical and Electronic Engineering Radiation

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A low-power, low-cost bipolar GPS receiver chip

A 12-GHz silicon bipolar dual-conversion receiver for digital satellite applications

Low-power fully integrated and tunable CMOS RF wireless receiver for ISM band consumer applications

Extremely low thermal noise floor, high power oscillators using surface transverse wave devices

A 1.2-V RF front-end with on-chip VCO for PCS 1900 direct conversion receiver in 0.13-/spl mu/m CMOS

A gain stabilization technique for tuned RF low-noise amplifiers

Injection locking techniques for a 1-GHz digital receiver using acoustic-wave devices

Single-Stage Low-Power Quadrature RF Receiver Front-End: The LMV Cell

A direct-conversion receiver for DVB-H

A high-performance Si-bipolar RF receiver for digital satellite radio

Similar Documents

A low-power, low-cost bipolar GPS receiver chip

A 12-GHz silicon bipolar dual-conversion receiver for digital satellite applications

Low-power fully integrated and tunable CMOS RF wireless receiver for ISM band consumer applications

Extremely low thermal noise floor, high power oscillators using surface transverse wave devices

A 1.2-V RF front-end with on-chip VCO for PCS 1900 direct conversion receiver in 0.13-/spl mu/m CMOS

A gain stabilization technique for tuned RF low-noise amplifiers

Injection locking techniques for a 1-GHz digital receiver using acoustic-wave devices

Single-Stage Low-Power Quadrature RF Receiver Front-End: The LMV Cell

A direct-conversion receiver for DVB-H

A high-performance Si-bipolar RF receiver for digital satellite radio