NDLI: Performance of shared-memory switches under multicast bursty traffic

Content Provider	IEEE Xplore Digital Library
Author	Chiussi, F.M. Ye Xia Kumar, V.P.
Copyright Year	1983
Abstract	We study shared-memory switches under multicast bursty traffic and characterize the relation between their performance and the multicast distribution that defines the mix of multicast traffic arriving at the switches. We consider two schemes that have been used in practical realizations of these switches to replicate multicast cells: (1) replication-at-receiving (RAR), where multiple copies of a multicast cell are stored in the buffer and served independently, and (2) replication-at-sending (RAS), where a single instance of a multicast cell is stored in the buffer, and the cell is replicated as it is transmitted to the output ports. For each scheme, we study two configurations: (1) the shared-memory-only (SMO) configuration, where the bandwidth of the replication mechanism is sufficient to accommodate even the worst-case replication requirements, and (2) the shared-memory-with-replication-first-in-first-out (SM+RFIFO) configuration, where the bandwidth of the replication mechanism is lower than that required by the worst case, and thus an additional buffer is used in front of the shared memory to temporarily store cells while they are replicated. For all cases, using simulation, we find upper bounds for the buffer requirements to achieve a desired cell-loss rate. We show that these upper bounds are significantly larger than the buffer requirements under unicast traffic and are approached even for very small volumes of multicast traffic; thus, these upper bounds should be used in practice to size the buffers to achieve the desired performance under traffic with general multicast distributions. We also study shared-memory switches with output demultiplexers and characterize and compare the different multicasting schemes that are used in these switches.
Starting Page	473
Ending Page	487
Page Count	15
File Size	393443
File Format	PDF
ISSN	07338716
Volume Number	15
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1997-04-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switches Traffic control Buffer storage Telecommunication traffic Asynchronous transfer mode Upper bound Bandwidth Unicast Multimedia communication Broadcasting
Content Type	Text
Resource Type	Article
Subject	Computer Networks and Communications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance of shared-memory switches under multicast bursty traffic

On multicast support for shared-memory-based ATM switch architecture

CLR in multicast ATM switches with shared memory and buffer management

An upper bound for cell loss probability of bursty sources in broadband packet networks

A performance study of multicast routing algorithms for ATM networks

Modifying shared-memory ATM switches structure to increase switching speed

Performance evaluation of shared-buffer ATM switches under self-similar traffic

Analysis of shared buffer multistage networks with hot spot

Input- and Output-Based Shared-Memory Crosspoint-Buffered Packet Switches for Multicast Traffic Switching and Replication

Performance of shared-memory switches under multicast bursty traffic

Similar Documents

Performance of shared-memory switches under multicast bursty traffic

On multicast support for shared-memory-based ATM switch architecture

CLR in multicast ATM switches with shared memory and buffer management

An upper bound for cell loss probability of bursty sources in broadband packet networks

A performance study of multicast routing algorithms for ATM networks

Modifying shared-memory ATM switches structure to increase switching speed

Performance evaluation of shared-buffer ATM switches under self-similar traffic

Analysis of shared buffer multistage networks with hot spot

Input- and Output-Based Shared-Memory Crosspoint-Buffered Packet Switches for Multicast Traffic Switching and Replication

Performance of shared-memory switches under multicast bursty traffic