NDLI: Regulated AC power for Josephson interferometer latching logic circuits

Content Provider	IEEE Xplore Digital Library
Author	Arnett, P. Herrell, D.
Copyright Year	1965
Abstract	We have developed an ac power distribution scheme which provides switched regulated power of alternating polarity (no rectification necessary) for Josephson interferometer latching logic circuits. Distribution from the power source relies on a tree system of thin film transformers having single primaries and multiple secondaries to maintain low current levels and small phase skews throughout the system. Power signals are clipped on chip to the desired voltage supply level by series connected large area Josephson junctions ("regulator" junctions) and distributed across the chip by voltage busses. Supply resistors between the regulated voltage bus and the logic circuits define the operating current level. A detailed design is presented for a specific interferometer latching circuit family. We report experimental data on the two major components of the power system design - the regulators and the transformers. A series string of four regulator junctions provides a trapezoidal waveform of 11 mV amplitude at > 66% logic duty cycle (that portion of the machine cycle in which logic operations can be performed). Thin film transformers have their designed inductance (350 pH) and coupling coefficient ( > .90).
Sponsorship	IEEE Magnetics Society
Starting Page	554
Ending Page	557
Page Count	4
File Size	711736
File Format	PDF
ISSN	00189464
Volume Number	15
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1979-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic circuits Transformers Josephson junctions Regulators Power distribution Switching circuits Thin film circuits Resistors Power systems Transistors
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multi-gigahertz operation of 3-junction-interferometer-based Josephson latching logic circuits

Power Design for Gigabit Josephson Logic Systems

Josephson junction current-switched logic circuits

A Josephson four-bit full adder using direct coupled functional gates

Josephson tunneling logic gates with thin electrodes

Current switched Josephson latching logic gates with sub-100ps delays

Self-biasing Josephson logic circuits

Punchthrough analysis of Josephson logic circuits

A Josephson logic design employing current-switched junctions

Regulated AC power for Josephson interferometer latching logic circuits

Similar Documents

Multi-gigahertz operation of 3-junction-interferometer-based Josephson latching logic circuits

Power Design for Gigabit Josephson Logic Systems

Josephson junction current-switched logic circuits

A Josephson four-bit full adder using direct coupled functional gates

Josephson tunneling logic gates with thin electrodes

Current switched Josephson latching logic gates with sub-100ps delays

Self-biasing Josephson logic circuits

Punchthrough analysis of Josephson logic circuits

A Josephson logic design employing current-switched junctions

Regulated AC power for Josephson interferometer latching logic circuits