NDLI: Construction and performance of a plated-wire memory plane

Content Provider	IEEE Xplore Digital Library
Author	Kitano, Y. Yonezawa, S. Itagaki, S.
Copyright Year	1965
Abstract	Construction and performance of a plated-wire memory plane which consists of the plated wires, glass fiber spacers, and word lines enclosed by a C-shaped Permalloy film keeper, are described. The glass fibers serve as spacers and insulators between plated wires, and also reinforce the plane against external stress, such as bending and compression. The plated wires and glass fibers are sandwiched by two word line arrays. They are bonded with a 0.012 mm thick adhesive layer, including a 0.006 mm thick polyester insulator. The C keeper and the narrow gap between plated wires and word lines in this plane allow a highly concentrated driving field and a low leakage field for the adjacent word, thereby giving a wide performance window and good adjacent word disturb characteristics. The memory plane has a capacity of approximately 30 kbits (256 words × 132 bits). Typical data of this plane is as follows: the word lines are arrayed every 1 mm; the plated-wires are arrayed every 0.5 mm; the minimum output voltage is 3 mV (the rise time of the word current is 70 ns); the available word current is 550-1000 mA; and the available digit current is 40-80 mA.
Sponsorship	IEEE Magnetics Society
Starting Page	389
Ending Page	389
Page Count	1
File Size	87257
File Format	PDF
ISSN	00189464
Volume Number	8
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1972-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Wires Glass Read-write memory Cable insulation Stress Bonding Random access memory Permeability Ferrites Energy consumption
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Large capacity NDRO core memory

A plated wire read only memory module

A modular plated wire memory plane

Write-noise relaxation in a plated-wire memory

The read-write disturb problem in plated wire memories

Plated-wire memories: How far can we go?

Spin-valve RAM cell

High-speed DRO plated-wire memory system

Three-wire cryoelectric memory systems

Construction and performance of a plated-wire memory plane

Similar Documents

Large capacity NDRO core memory

A plated wire read only memory module

A modular plated wire memory plane

Write-noise relaxation in a plated-wire memory

The read-write disturb problem in plated wire memories

Plated-wire memories: How far can we go?

Spin-valve RAM cell

High-speed DRO plated-wire memory system

Three-wire cryoelectric memory systems

Construction and performance of a plated-wire memory plane