NDLI: 4K Real-Time HEVC Decoder on an FPGA

Content Provider	IEEE Xplore Digital Library
Author	Abeydeera, M. Karunaratne, M. Karunaratne, G. De Silva, K. Pasqual, A.
Copyright Year	1991
Abstract	With the popularization of a quad high-definition/4K video being dependent on the availability of real-time High Efficiency Video Coding (HEVC) decoders, hardware implementations have become more appealing due to their superior performance and low power consumption. In this paper, a field-programmable gate array (FPGA)-based hardware implementation of a 4K 30 frames/s real-time HEVC decoder is presented. An elastically pipelined decoder architecture is used to absorb variations in processing time and each pipeline stage is optimized to use available FPGA primitives. FPGA-specific challenges in managing critical path delays to achieve a target operating frequency of 150 MHz required many architectural novelties, such as exploitation of the sparsity of transformed coefficient matrix, single-cycle reference pixel processing in intra prediction, and flexible 8 x 8 block ordering in deblocking filter/sample adaptive offset filter. A high-throughput latency-aware cache architecture was used to reduce the external dynamic RAM access bandwidth by 70%. This work is compliant with the HEVC main profile at level 5 of the HEVC standard and only consumes 126K lookup tables, 58K registers, and 335 18-kb block RAMs when implemented on Xilinx Zynq 7045.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	236
Ending Page	249
Page Count	14
File Size	4579143
File Format	PDF
ISSN	10518215
Volume Number	26
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2016-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Decoding Field programmable gate arrays Computer architecture Pipeline processing Transforms Hardware Throughput ultra high definition video high efficiency video coding video decoding on fpga motion compensation cache video decoding on field-programmable gate array (FPGA) High Efficiency Video Coding (HEVC) motion compensation (MC) cache ultrahigh-definition video
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Media Technology

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 249-Mpixel/s HEVC Video-Decoder Chip for 4K Ultra-HD Applications

Flexible input transform architecture for HEVC encoder on FPGA

Field programmable gate array implementation of variable-bins high efficiency video coding CABAC decoder with path delay optimisation

Low power architecture for motion compensation in a 4K Ultra-HD AVC and HEVC video codec system

An FPGA-based 4K UHDTV H.264/AVC video decoder

Implementation of MPEG4 Decoding on FPGA

Field programmable gate array (FPGA) based baseline JPEG decoder

2D cache architecture for motion compensation in a 4K Ultra-HD AVC and HEVC video codec system

MC Complexity Reduction for Generalized P and B Pictures in HEVC

4K Real-Time HEVC Decoder on an FPGA

Similar Documents

A 249-Mpixel/s HEVC Video-Decoder Chip for 4K Ultra-HD Applications

Flexible input transform architecture for HEVC encoder on FPGA

Field programmable gate array implementation of variable-bins high efficiency video coding CABAC decoder with path delay optimisation

Low power architecture for motion compensation in a 4K Ultra-HD AVC and HEVC video codec system

An FPGA-based 4K UHDTV H.264/AVC video decoder

Implementation of MPEG4 Decoding on FPGA

Field programmable gate array (FPGA) based baseline JPEG decoder

2D cache architecture for motion compensation in a 4K Ultra-HD AVC and HEVC video codec system

MC Complexity Reduction for Generalized P and B Pictures in HEVC

4K Real-Time HEVC Decoder on an FPGA