NDLI: Supporting System Consistency with Differential Transactions in Flash-Based SSDs

Content Provider	IEEE Xplore Digital Library
Author	Youyou Lu Jiwu Shu Jia Guo Peng Zhu
Copyright Year	1968
Abstract	Embedded transaction design inside solid state drives (SSDs) is an attractive way to support system consistency with low overhead due to the no-overwrite property of flash memory. Recent research proposes shadow paging variants to reduce write traffic to SSDs for longer lifetime while leveraging the random performance of SSDs. However, writes in transactions usually are small, and the page-aligned shadow paging protocols still incur high write amplification, which hurts SSD lifetime. In this paper, we propose an embedded transaction protocol, DiffTx, which differentially logs partial page updates in a write-ahead logging way and writes full page updates in a shadow paging way, aiming at low write amplification. DiffTx further improves transaction performance using two techniques. First, by clustering mapping metadata of full page updates with differential data of partial page updates in a single record, DiffTx tracks pages of each transaction at low overhead. Second, DiffTx removes the write ordering on commit by delaying the completeness check of writes, leveraging the clean-state write property of flash memory. Experiments show that DiffTx improves throughput by 25.9 percent and halves write traffic on average compared to TxFlash, a typical embedded transaction protocol for flash memory.
Sponsorship	IEEE Computer Society Technical Committee on Distributed Process IEEE Computer Society Technical Committee on VLSI IEEE Technical Committee on Computer Architecture IEEE Computer Society
Starting Page	627
Ending Page	639
Page Count	13
File Size	1250687
File Format	PDF
ISSN	00189340
Volume Number	65
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2016-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Ash Protocols Flash memories Parallel processing Indexing Error correction codes Consistency Solid State Drive Flash Memory Transactional SSD Differential Transaction Crash Recovery consistency Solid state drive flash memory transactional SSD differential transaction crash recovery
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High-Performance and Lightweight Transaction Support in Flash-Based SSDs

LightTx: A lightweight transactional design in flash-based SSDs to support flexible transactions

Error-Prediction LDPC and Error-Recovery Schemes for Highly Reliable Solid-State Drives (SSDs)

Performance and reliability of NAND flash/SCM hybrid SSD during write/erase cycling

Advanced error prediction LDPC for high-speed reliable TLC nand-based SSDs

Prolongation of Lifetime and the Evaluation Method of Dependable SSD

Using Quasi-EZ-NAND Flash Memory to Build Large-Capacity Solid-State Drives in Computing Systems

CR5M: A mirroring-powered channel-RAID5 architecture for an SSD

VLSI Implementation of BCH Error Correction for Multilevel Cell NAND Flash Memory

Supporting System Consistency with Differential Transactions in Flash-Based SSDs

Similar Documents

High-Performance and Lightweight Transaction Support in Flash-Based SSDs

LightTx: A lightweight transactional design in flash-based SSDs to support flexible transactions

Error-Prediction LDPC and Error-Recovery Schemes for Highly Reliable Solid-State Drives (SSDs)

Performance and reliability of NAND flash/SCM hybrid SSD during write/erase cycling

Advanced error prediction LDPC for high-speed reliable TLC nand-based SSDs

Prolongation of Lifetime and the Evaluation Method of Dependable SSD

Using Quasi-EZ-NAND Flash Memory to Build Large-Capacity Solid-State Drives in Computing Systems

CR5M: A mirroring-powered channel-RAID5 architecture for an SSD

VLSI Implementation of BCH Error Correction for Multilevel Cell NAND Flash Memory

Supporting System Consistency with Differential Transactions in Flash-Based SSDs