NDLI: An Inter/Intra-Chip Optical Network for Manycore Processors

Content Provider	IEEE Xplore Digital Library
Author	Xiaowen Wu Jiang Xu Yaoyao Ye Xuan Wang Nikdast, M. Zhehui Wang Zhe Wang
Copyright Year	1993
Abstract	Manycore processor system is becoming an attractive platform for applications seeking both high performance and high energy efficiency. However, huge communication demands among cores, large power density, and low process yield will be three significant limitations for the scalability of future manycore processors. Breaking a large chip into multiple smaller ones can alleviate the problems of power density and yield, but would worsen the problem of communication efficiency due to the limited off-chip bandwidth. In response, we propose an inter/intra-chip optical network, which will not only fulfill the intra-chip communication requirements but also address the inter-chip communication, by exploiting the advantages of optical links with high bandwidth and energy efficiency. The network is composed of an inter-chip subnetwork and multiple intra-chip subnetworks, and the subnetworks closely coordinate with each other to balance the traffic. The proposed network effectively explores the distinctive properties of optical signals and photonic devices, and dynamically partitions each data channel into multiple sections. Each section can be utilized independently to boost performance as well as reduce energy consumption. Simulation results show that our network can achieve higher throughput with lower power consumption than alternative designs under most of synthetic traffics and real applications.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	678
Ending Page	691
Page Count	14
File Size	2435803
File Format	PDF
ISSN	10638210
Volume Number	23
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Optical waveguides Optical fiber networks Program processors Optical interconnections System-on-chip Optical device fabrication optical network-on-chip (ONoC). inter-chip optical network manycore processor optical network-on-chip (ONoC)
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multi-Optical Network-on-Chip for Large Scale MPSoC

On reducing insertion loss in wavelength-routed optical network-on-chip architecture

On-Chip Interconnection Architecture of the Tile Processor

A Low-Area Multi-Link Interconnect Architecture for GALS Chip Multiprocessors

LP-NUCA: Networks-in-Cache for High-Performance Low-Power Embedded Processors

Photonic NoCs: System-Level Design Exploration

RISO: Enforce Noninterfered Performance With Relaxed Network-on-Chip Isolation in Many-Core Cloud Processors

Power-efficient calibration and reconfiguration for optical network-on-chip

An On-Chip Network Fabric Supporting Coarse-Grained Processor Array

An Inter/Intra-Chip Optical Network for Manycore Processors

Similar Documents

Multi-Optical Network-on-Chip for Large Scale MPSoC

On reducing insertion loss in wavelength-routed optical network-on-chip architecture

On-Chip Interconnection Architecture of the Tile Processor

A Low-Area Multi-Link Interconnect Architecture for GALS Chip Multiprocessors

LP-NUCA: Networks-in-Cache for High-Performance Low-Power Embedded Processors

Photonic NoCs: System-Level Design Exploration

RISO: Enforce Noninterfered Performance With Relaxed Network-on-Chip Isolation in Many-Core Cloud Processors

Power-efficient calibration and reconfiguration for optical network-on-chip

An On-Chip Network Fabric Supporting Coarse-Grained Processor Array

An Inter/Intra-Chip Optical Network for Manycore Processors