NDLI: Asynchronous Domino Logic Pipeline Design Based on Constructed Critical Data Path

Content Provider	IEEE Xplore Digital Library
Author	Zhengfan Xia Hariyama, M. Kameyama, M.
Copyright Year	1993
Abstract	This paper presents a high-throughput and ultralow-power asynchronous domino logic pipeline design method, targeting to latch-free and extremely fine-grain OR gate-level design. The data paths are composed of a mixture of dual-rail and single-rail domino gates. Dual-rail domino gates are limited to construct a stable critical data path. Based on this critical data path, the handshake circuits are greatly simplified, which offers the pipeline high throughput as well as low power consumption. Moreover, the stable critical data path enables the adoption of single-rail domino gates in the noncritical data paths. This further saves a lot of power by reducing the overhead of logic circuits. An 8×8 array style multiplier is used for evaluating the proposed pipeline method. Compared with a bundled-data asynchronous domino logic pipeline, the proposed pipeline, respectively, saves up to 60.2% and 24.5% of energy in the best case and the worst case when processing different data patterns.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	619
Ending Page	630
Page Count	12
File Size	2465129
File Format	PDF
ISSN	10638210
Volume Number	23
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pipelines Logic gates Delays Protocols Detectors Encoding Robustness single-rail domino gate. Asynchronous pipeline critical data path dual-rail domino gate single-rail domino gate
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High-Speed Dynamic Asynchronous Pipeline: Self-Precharging Style

Dual-rail/single-rail hybrid logic design for high-performance asynchronous circuit

A Survey on Efficient Low Power Asynchronous Pipeline Design Based on the Data Path Logic

High-Performance Asynchronous Pipelines: An Overview

A new asynchronous pipeline template for power and performance optimization

The Design of High-Performance Dynamic Asynchronous Pipelines: Lookahead Style

The Design of High-Performance Dynamic Asynchronous Pipelines: High-Capacity Style

Critical path analysis in data-driven asynchronous pipelines

A single-VDD half-clock-tolerant fine-grained dynamic voltage scaling pipeline

Asynchronous Domino Logic Pipeline Design Based on Constructed Critical Data Path

Similar Documents

High-Speed Dynamic Asynchronous Pipeline: Self-Precharging Style

Dual-rail/single-rail hybrid logic design for high-performance asynchronous circuit

A Survey on Efficient Low Power Asynchronous Pipeline Design Based on the Data Path Logic

High-Performance Asynchronous Pipelines: An Overview

A new asynchronous pipeline template for power and performance optimization

The Design of High-Performance Dynamic Asynchronous Pipelines: Lookahead Style

The Design of High-Performance Dynamic Asynchronous Pipelines: High-Capacity Style

Critical path analysis in data-driven asynchronous pipelines

A single-VDD half-clock-tolerant fine-grained dynamic voltage scaling pipeline

Asynchronous Domino Logic Pipeline Design Based on Constructed Critical Data Path