NDLI: A 0.35–0.5-V 18–152 MHz Digitally Controlled Relaxation Oscillator With Adaptive Threshold Calibration in 65-nm CMOS

Content Provider	IEEE Xplore Digital Library
Author	Yudong Zhang Woogeun Rhee Taeik Kim Hojin Park Zhihua Wang
Copyright Year	2004
Abstract	This brief describes a pseudodigital oscillator design for low-voltage applications. To overcome the start-up problem of the digitally controlled ring oscillator with an ultralow supply voltage, a digitally controlled relaxation oscillator (DCRXO) that utilizes an inverter-based comparator is proposed. The pseudocomparator (PC), which is a variable threshold inverter, followed by an inverter, is introduced and a digital calibration circuit is used to automatically set the threshold of the PC for process-insensitive operation in the initial state. The DCRXO implemented in 65-nm CMOS consumes 17.8 μW from a 0.35-V supply at 26-MHz output and achieves a tuning range of 18.2-29.2 MHz with a sufficient overlap between tuning curves. The phase noise of -104 dBc/Hz at 1 MHz offset is measured at 26-MHz output frequency. When the supply voltage of 0.5 V is used, the DCRXO consumes 59 μW at 100-MHz output with the tuning range of 43.5-152 MHz. The core area of the DCRXO is 0.0362 mm².
Sponsorship	IEEE Circuits and Systems Society
Starting Page	736
Ending Page	740
Page Count	5
File Size	1491761
File Format	PDF
ISSN	15497747
Volume Number	62
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Calibration Tuning Threshold voltage CMOS integrated circuits Phase noise Capacitors CMOS oscillator relaxation oscillator VCO DCO PLL all-digital PLL clock generation low voltage voltage-controlled oscillator (VCO) All-digital phase-locked loop (PLL) digitally controlled oscillator (DCO)
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Spur-Free Multirate All-Digital PLL for Mobile Phones in 65 nm CMOS

A 5.8-GHz High-Frequency Resolution Digitally Controlled Oscillator Using the Difference Between Inversion and Accumulation Mode Capacitance of pMOS Varactors

Clock Multiplication Techniques Using Digital Multiplying Delay-Locked Loops

An Agile VCO Frequency Calibration Technique for a 10-GHz CMOS PLL

A 132.6-GHz Phase-Locked Loop in 65 nm Digital CMOS

Monotonic Wide-Range Digitally Controlled Oscillator Compensated for Supply Voltage Variation

A 5 GHz 90-nm CMOS all digital phase-locked loop

A 2.5-GHz DDFS-PLL With 1.8-MHz Bandwidth in 0.35-$mu$m CMOS

A Low-Jitter Low-Phase-Noise 10-GHz Sub-Harmonically Injection-Locked PLL With Self-Aligned DLL in 65-nm CMOS Technology

A 0.35–0.5-V 18–152 MHz Digitally Controlled Relaxation Oscillator With Adaptive Threshold Calibration in 65-nm CMOS

Similar Documents

Spur-Free Multirate All-Digital PLL for Mobile Phones in 65 nm CMOS

A 5.8-GHz High-Frequency Resolution Digitally Controlled Oscillator Using the Difference Between Inversion and Accumulation Mode Capacitance of pMOS Varactors

Clock Multiplication Techniques Using Digital Multiplying Delay-Locked Loops

An Agile VCO Frequency Calibration Technique for a 10-GHz CMOS PLL

A 132.6-GHz Phase-Locked Loop in 65 nm Digital CMOS

Monotonic Wide-Range Digitally Controlled Oscillator Compensated for Supply Voltage Variation

A 5 GHz 90-nm CMOS all digital phase-locked loop

A 2.5-GHz DDFS-PLL With 1.8-MHz Bandwidth in 0.35-$mu$m CMOS

A Low-Jitter Low-Phase-Noise 10-GHz Sub-Harmonically Injection-Locked PLL With Self-Aligned DLL in 65-nm CMOS Technology

A 0.35–0.5-V 18–152 MHz Digitally Controlled Relaxation Oscillator With Adaptive Threshold Calibration in 65-nm CMOS