NDLI: A Novel Channel Characteristics Estimation Methodology for High-Speed SerDes Interface on Flip-Chip Ball Grid Array Packages

Content Provider	IEEE Xplore Digital Library
Author	Cheng-Yu Ho Hung-Hsiang Cheng Po-Chih Pan Chen-Chao Wang Chih-Pin Hung
Copyright Year	2011
Abstract	This paper develops a systematic method to estimate the channel characteristics of a high-speed serializer/deserializer (SerDes) interface that is implemented on a build-up laminate flip-chip ball grid array (FCBGA) package. A microstrip multisize ring resonator method is developed to determine the extracted dielectric characteristics of a low-loss build-up substrate. The critical dimensions of the measurement structure of a high-speed SerDes interface are determined using scanning electron microscopy to estimate the channel characteristics. Finally, electromagnetic modeling is performed to systematically validate the measured mixed-mode S-parameters with the help of a double-sided probing system. The proposed systematic validation methodology is successfully validated by making the measurements of the high-speed SerDes interface up to 10 GHz.
Starting Page	1784
Ending Page	1792
Page Count	9
File Size	3120967
File Format	PDF
ISSN	21563950
Volume Number	5
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Dielectrics Optical ring resonators Substrates Microstrip resonators Resonant frequency Scanning electron microscopy Electromagnetic modeling System validation systematic validation methodology. Double-sided probing system electromagnetic (EM) modeling flip-chip ball grid array (FCBGA) package low-loss build-up substrate microstrip multisize ring resonators mixed-mode S-parameter scanning electron microscopy (SEM) serializer/deserializer (SerDes) systematic validation methodology mixed-mode $S$ -parameter
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of a New Serializer and Deserializer Architecture for On-Chip SerDes Transceivers

Solder Joint Reliability Assessment for Flip Chip Ball Grid Array Components with Various Designs in Lead-Free Solder Materials and Solder Mask Dimensions

Flip-Chip Ball Grid Array Lead-Free Solder Joint Under Reliability Test

A 3 Watt 39.8–44.6 Gb/s Dual-Mode SFI5.2 SerDes Chip Set in 65 nm CMOS

S-Shaped Complementary Split Ring Resonators and Their Application to Compact Differential Bandpass Filters With Common-Mode Suppression

A Ball Grid Array Package With a Microstrip Grid Array Antenna for a Single-Chip 60-GHz Receiver

Dual Grid Array Antennas in a Thin-Profile Package for Flip-Chip Interconnection to Highly Integrated 60-GHz Radios

Three-Dimensional Thermomechanical Simulation of Fine-Pitch High-Count Ball Grid Array Flip-Chip Assemblies

Comparative Study of Phenolic-Based and Amine-Based Underfill Materials in Flip Chip Plastic Ball Grid Array Package

A Novel Channel Characteristics Estimation Methodology for High-Speed SerDes Interface on Flip-Chip Ball Grid Array Packages

Similar Documents

Design of a New Serializer and Deserializer Architecture for On-Chip SerDes Transceivers

Solder Joint Reliability Assessment for Flip Chip Ball Grid Array Components with Various Designs in Lead-Free Solder Materials and Solder Mask Dimensions

Flip-Chip Ball Grid Array Lead-Free Solder Joint Under Reliability Test

A 3 Watt 39.8–44.6 Gb/s Dual-Mode SFI5.2 SerDes Chip Set in 65 nm CMOS

S-Shaped Complementary Split Ring Resonators and Their Application to Compact Differential Bandpass Filters With Common-Mode Suppression

A Ball Grid Array Package With a Microstrip Grid Array Antenna for a Single-Chip 60-GHz Receiver

Dual Grid Array Antennas in a Thin-Profile Package for Flip-Chip Interconnection to Highly Integrated 60-GHz Radios

Three-Dimensional Thermomechanical Simulation of Fine-Pitch High-Count Ball Grid Array Flip-Chip Assemblies

Comparative Study of Phenolic-Based and Amine-Based Underfill Materials in Flip Chip Plastic Ball Grid Array Package

A Novel Channel Characteristics Estimation Methodology for High-Speed SerDes Interface on Flip-Chip Ball Grid Array Packages