Content Provider	IEEE Xplore Digital Library
Author	Hacke, P. Terwilliger, K. Glick, S. Tamizhmani, G. Tatapudi, S. Stark, C. Koch, S. Weber, T. Berghold, J. Hoffmann, S. Koehl, M. Dietrich, S. Ebert, M. Mathiak, G.
Copyright Year	2011
Abstract	To test reproducibility of a technical specification under development for potential-induced degradation (PID) and polarization, three crystalline silicon module types were distributed in five replicas each to five laboratories. Stress tests were performed in environmental chambers at 60 °C, 85% relative humidity, 96 h, and with module nameplate system voltage applied. Results from the modules tested indicate that the test protocol can discern susceptibility to PID according to the pass/fail criteria with acceptable consistency from lab to lab; however, areas for improvement are indicated to achieve better uniformity in temperature and humidity on the module surfaces. In the analysis of variance of the results, 6% of the variance was attributed to laboratory influence, 34% to module design, and 60% to variability in test results within a given design. Testing with the additional factor of illumination with ultraviolet light slowed or arrested the degradation. Testing at 25 °C with aluminum foil as the module ground was also examined for comparison. The foil, as tested, did not itself achieve consistent contact to ground at all surfaces, but methods to ensure more consistent grounding were found and proposed. The rates of degradation in each test are compared, and details affecting the rates are discussed.
Starting Page	94
Ending Page	101
Page Count	8
File Size	3608556
File Format	PDF
ISSN	21563381
Volume Number	5
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Degradation Stress Silicon Laboratories IEC standards solar energy High voltage techniques photovoltaic systems
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Similar Documents

In-Situ Measurement of Crystalline Silicon Modules Undergoing Potential-Induced Degradation in Damp Heat Stress Testing for Estimation of Low-Light Power Performance

Effects of SiNx refractive index and SiO2 thickness on polarization‐type potential‐induced degradation in front‐emitter n‐type crystalline‐silicon photovoltaic cell modules

Acceleration factor determination for potential-induced degradation in crystalline silicon PV modules

Toward a PID Test Standard: Understanding and Modeling of Laboratory Tests and Field Progression

Accelerated Testing and Modeling of Potential-Induced Degradation as a Function of Temperature and Relative Humidity

Towards a PID test standard: Understanding and modeling of laboratory tests and field progression

Testing and Analysis for Lifetime Prediction of Crystalline Silicon PV Modules Undergoing Degradation by System Voltage Stress

In-Situ Characterization of Potential-Induced Degradation in Crystalline Silicon Photovoltaic Modules Through Dark I–V Measurements

Testing and Analysis for Lifetime Prediction of Crystalline Silicon PV Modules Undergoing Degradation by System Voltage Stress: Preprint

Interlaboratory Study to Determine Repeatability of the Damp-Heat Test Method for Potential-Induced Degradation and Polarization in Crystalline Silicon Photovoltaic Modules