NDLI: A Fast and Generalized Space Vector Modulation Scheme for Multilevel Inverters

Content Provider	IEEE Xplore Digital Library
Author	Yi Deng Koon Hoo Teo Chunjie Duan Habetler, T.G. Harley, R.G.
Copyright Year	1986
Abstract	This paper presents a fast and generalized space vector pulse width modulation (SVPWM) scheme for any multilevel inverter. The SVPWM scheme generates all the available switching states and switching sequences based on two simple and general mappings, and calculates the duty cycles simply as if for a two-level SVPWM, thus independent of the level number of the inverter. Because the switching states, duty cycles, and switching sequences are all obtained by simple calculation in the proposed SVPWM scheme, no lookup table is needed and the scheme is computationally fast. The generalized method of generating the switching states (first mapping), calculating the duty cycles, and determining the switching sequence (second mapping) is described in this paper. The scheme is suitable for any reference vector with any modulation index, and can be conveniently extended to meet specific requirements, such as symmetric switching sequences. Compared with prior methods, the SVPWM scheme proposed in this paper provides two more degrees of freedom, i.e., the adjustable switching sequences and duty cycles, thus offering significant flexibility for optimizing the performance of multilevel inverters. The influence of redundant switching sequences in the output phase voltage of inverters is demonstrated for a nine-level inverter. This paper also thoroughly compares the proposed SVPWM scheme with prior methods. Both simulation and experimental results are given.
Sponsorship	IEEE Power Electronics Society
Starting Page	5204
Ending Page	5217
Page Count	14
File Size	1863996
File Format	PDF
ISSN	08858993
Volume Number	29
Issue Number	10
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Vectors Switches Inverters Space vector pulse width modulation Educational institutions Electronic mail space vector pulse width modulation (SVPWM) Adjustable duty cycles multilevel inverter redundant switching sequences space vector modulation (SVM)
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Switching Frequency Optimized Space Vector Pulse Width Modulation (SVPWM) Scheme for Cascaded Multilevel Inverters

A Simplified Space Vector Modulation Scheme for Multilevel Converters

A Space Vector PWM Scheme for Multilevel Inverters Based on Two-Level Space Vector PWM

Simplified Three-Level Five-Phase SVPWM

Space-Vector Versus Nearest-Level Pulse Width Modulation for Multilevel Converters

A New Space-Vector PWM With Optimal Switching Selection for Multilevel Coupled Inductor Inverters

Comparisons of Space-Vector Modulation and Carrier-Based Modulation of Multilevel Inverter

Optimized space vector switching sequences for multilevel inverters

Adjustable Proportional Hybrid SVPWM Strategy for Neutral-Point-Clamped Three-Level Inverters

A Fast and Generalized Space Vector Modulation Scheme for Multilevel Inverters

Similar Documents

A Switching Frequency Optimized Space Vector Pulse Width Modulation (SVPWM) Scheme for Cascaded Multilevel Inverters

A Simplified Space Vector Modulation Scheme for Multilevel Converters

A Space Vector PWM Scheme for Multilevel Inverters Based on Two-Level Space Vector PWM

Simplified Three-Level Five-Phase SVPWM

Space-Vector Versus Nearest-Level Pulse Width Modulation for Multilevel Converters

A New Space-Vector PWM With Optimal Switching Selection for Multilevel Coupled Inductor Inverters

Comparisons of Space-Vector Modulation and Carrier-Based Modulation of Multilevel Inverter

Optimized space vector switching sequences for multilevel inverters

Adjustable Proportional Hybrid SVPWM Strategy for Neutral-Point-Clamped Three-Level Inverters

A Fast and Generalized Space Vector Modulation Scheme for Multilevel Inverters