NDLI: Accelerated Harmonic-Balance Analysis Using a Graphical Processing Unit Platform

Content Provider	IEEE Xplore Digital Library
Author	Bandali, B. Gad, E. Bolic, M.
Copyright Year	1982
Abstract	This paper describes a new approach to accelerate the simulation of the steady-state response of nonlinear circuits using the harmonic-balance (HB) technique. The approach presented in this paper focuses on the direct factorization of the Jacobian matrix, of the HB nonlinear equations, using a graphical processing unit (GPU) platform. The computational core of the proposed approach is based on developing a block-wise version of the KLU factorization algorithm, where scalar arithmetic operations are replaced by block-aware matrix operations. For a large number of harmonics, or excitation tones, or both, the Block-KLU (BKLU) approach effectively raises the ratio of floating-point operations to other operations and, therefore, becomes an ideal vehicle for implementation on a GPU-based platform. Motivated by this fact, we develop a GPU-based framework to implement the BKLU. The proposed approach yields speedup by up to 89 times over conventional direct factorization on CPU.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	1017
Ending Page	1030
Page Count	14
File Size	8541494
File Format	PDF
ISSN	02780070
Volume Number	33
Issue Number	7
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Jacobian matrices Graphics processing units Circuit simulation Sparse matrices Acceleration Steady-state Integrated circuit modeling steady-state response Frequency domain graphical processing unit hardware acceleration harmonic balance matrix factorization nonlinear circuit simulation
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

GPU-accelerated Poincaré map method for harmonic-oriented analyses of power systems

Parallel Circuit Simulation on Multi/Many-core Systems

GPU-Accelerated Parallel Sparse LU Factorization Method for Fast Circuit Analysis

Efficient harmonic balance simulation using multi-level frequency decomposition

Computation of circuit waveform envelopes using an efficient, matrix-decomposed harmonic balance algorithm

System-Oriented Harmonic-Balance Algorithms for Circuit-Level Simulation

Time-mapped harmonic balance

Wavelet harmonic balance

Circuit simulation via matrix exponential method for stiffness handling and parallel processing

Accelerated Harmonic-Balance Analysis Using a Graphical Processing Unit Platform

Similar Documents

GPU-accelerated Poincaré map method for harmonic-oriented analyses of power systems

Parallel Circuit Simulation on Multi/Many-core Systems

GPU-Accelerated Parallel Sparse LU Factorization Method for Fast Circuit Analysis

Efficient harmonic balance simulation using multi-level frequency decomposition

Computation of circuit waveform envelopes using an efficient, matrix-decomposed harmonic balance algorithm

System-Oriented Harmonic-Balance Algorithms for Circuit-Level Simulation

Time-mapped harmonic balance

Wavelet harmonic balance

Circuit simulation via matrix exponential method for stiffness handling and parallel processing

Accelerated Harmonic-Balance Analysis Using a Graphical Processing Unit Platform