NDLI: Performance Improvement of a Prefiltered Synchronous-Reference-Frame PLL by Using a PID-Type Loop Filter

Content Provider	IEEE Xplore Digital Library
Author	Golestan, S. Monfared, M. Freijedo, F.D. Guerrero, J.M.
Copyright Year	1982
Abstract	Control Parameters design of a three-phase synchronous reference frame phase locked loop (SRF-PLL) with a prefiltering stage (acting as the sequence separator) is not a trivial task. The conventional way to deal with this problem is to neglect the interaction between the SRF-PLL and prefiltering stage, and treat them as two separate systems. This approach, although very simple, is not optimum as the prefiltering stage and the SRF-PLL may have comparable dynamics. The aim of this paper is to develop a systematic and efficient approach to design the control parameters of the SRF-PLL with prefiltering stage. To this end, the paper first optimizes the performance of the prefiltering stage in detection of the sequence components. The paper then proceeds to reduce the interaction between the prefiltering stage and SRF-PLL, which is achieved by employing a derivative-filtered proportional-integral-derivative controller as the loop filter (instead of the commonly adopted proportional-integral controller) and arranging a pole-zero cancellation. The suggested method is simple and efficient, and is applicable to the joint operation of different sequence separation techniques and the SRF-PLL. The effectiveness of the suggested design approach is confirmed through extensive experimental results.
Sponsorship	IEEE Industrial Electronics Society
Starting Page	3469
Ending Page	3479
Page Count	11
File Size	1537716
File Format	PDF
ISSN	02780046
Volume Number	61
Issue Number	7
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phase locked loops Transfer functions Approximation methods Frequency estimation Educational institutions Vectors Bandwidth synchronous-reference-frame phase-locked loop (SRF-PLL) Loop filter (LF) proportional-integral-derivative (PID) controller synchronization
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Electrical and Electronic Engineering Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design-Oriented Study of Advanced Synchronous Reference Frame Phase-Locked Loops

Rapid Tracking of Grid Variables Using Prefiltered Synchronous Reference Frame PLL

Addressing DC Component in PLL and Notch Filter Algorithms

A Unifying Approach to Single-Phase Synchronous Reference Frame PLLs

Advantages and Challenges of a Type-3 PLL

Synchronous reference frame single-phase phase-locked loop (PLL) algorithm based on half-cycle DFT

Decoupled Double Synchronous Reference Frame PLL for Power Converters Control

Hybrid Synchronous/Stationary Reference-Frame-Filtering-Based PLL

Single-Phase Grid Voltage Attributes Tracking for the Control of Grid Power Converters

Performance Improvement of a Prefiltered Synchronous-Reference-Frame PLL by Using a PID-Type Loop Filter

Similar Documents

Design-Oriented Study of Advanced Synchronous Reference Frame Phase-Locked Loops

Rapid Tracking of Grid Variables Using Prefiltered Synchronous Reference Frame PLL

Addressing DC Component in PLL and Notch Filter Algorithms

A Unifying Approach to Single-Phase Synchronous Reference Frame PLLs

Advantages and Challenges of a Type-3 PLL

Synchronous reference frame single-phase phase-locked loop (PLL) algorithm based on half-cycle DFT

Decoupled Double Synchronous Reference Frame PLL for Power Converters Control

Hybrid Synchronous/Stationary Reference-Frame-Filtering-Based PLL

Single-Phase Grid Voltage Attributes Tracking for the Control of Grid Power Converters

Performance Improvement of a Prefiltered Synchronous-Reference-Frame PLL by Using a PID-Type Loop Filter