NDLI: A 0.9 V 0.4–6 GHz Harmonic Recombination SDR Receiver in 28 nm CMOS With HR3/HR5 and IIP2 Calibration

Content Provider	IEEE Xplore Digital Library
Author	van Liempd, B. Borremans, J. Martens, E. Sungwoo Cha Suys, H. Verbruggen, B. Craninckx, J.
Copyright Year	1966
Abstract	A software-defined radio receiver is presented, operating from 400 MHz to 6 GHz. The split front-end architecture has a low-band RF path (0.4-3 GHz) using 8-phase passive mixers and a high-band RF path (3-6 GHz) using 4-phase passive mixers. DC-offset, IIP 2, and harmonic recombination for harmonic rejection may be calibrated to achieve true wideband specifications. A 0.5-50 MHz tunable baseband bandwidth implies compliance with LTE and future standards. Despite having a 0.9 V supply, the receiver architecture ensures high out-of-band linearity. The 0.6 mm², 28 nm CMOS receiver achieves down to 1.8 dB NF, >+3 dBm out-of-band IIP3, >70 dB calibrated HR3/5 and >+80 dBm calibrated IIP2. It tolerates 0 dBm blockers at 80 MHz offset with a blocker NF of 10 dB for a power consumption of 20-40 mW.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	1815
Ending Page	1826
Page Count	12
File Size	3298344
File Format	PDF
ISSN	00189200
Volume Number	49
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Mixers Harmonic analysis Receivers Calibration Radio frequency Noise measurement Switches 28 nm CMOS Blocker 8-phase filter harmonic recombination low-power passive mixer receiver software-defined radio wideband
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 40 nm CMOS 0.4–6 GHz Receiver Resilient to Out-of-Band Blockers

A Passive Mixer-First Receiver With Digitally Controlled and Widely Tunable RF Interface

A 0.7–2.7-GHz Blocker-Tolerant Compact-Size Single-Antenna Receiver for Wideband Mobile Applications

A Wideband Digital Receiver With Hard-Switching Mixers for Cognitive Radio

A SAW-Less Receiver Front-End Employing Body-Effect Control IIP2 Calibration

A 130-nm CMOS 100-Hz–6-GHz Reconfigurable Vector Signal Analyzer and Software-Defined Receiver

A Wideband Receiver With Resonant Multi-Phase LO and Current Reuse Harmonic Rejection Baseband

Optimized Design of N-Phase Passive Mixer-First Receivers in Wideband Operation

An LTV Analysis of the Frequency Translational Noise-Cancelling Receiver

A 0.9 V 0.4–6 GHz Harmonic Recombination SDR Receiver in 28 nm CMOS With HR3/HR5 and IIP2 Calibration

Similar Documents

A 40 nm CMOS 0.4–6 GHz Receiver Resilient to Out-of-Band Blockers

A Passive Mixer-First Receiver With Digitally Controlled and Widely Tunable RF Interface

A 0.7–2.7-GHz Blocker-Tolerant Compact-Size Single-Antenna Receiver for Wideband Mobile Applications

A Wideband Digital Receiver With Hard-Switching Mixers for Cognitive Radio

A SAW-Less Receiver Front-End Employing Body-Effect Control IIP2 Calibration

A 130-nm CMOS 100-Hz–6-GHz Reconfigurable Vector Signal Analyzer and Software-Defined Receiver

A Wideband Receiver With Resonant Multi-Phase LO and Current Reuse Harmonic Rejection Baseband

Optimized Design of N-Phase Passive Mixer-First Receivers in Wideband Operation

An LTV Analysis of the Frequency Translational Noise-Cancelling Receiver

A 0.9 V 0.4–6 GHz Harmonic Recombination SDR Receiver in 28 nm CMOS With HR3/HR5 and IIP2 Calibration