NDLI: Asynchronous Fine-Grain Power-Gated Logic

Content Provider	IEEE Xplore Digital Library
Author	Meng-Chou Chang Wei-Hsiang Chang
Copyright Year	1993
Abstract	This paper presents a novel low-power logic family, called asynchronous fine-grain power-gated logic (AFPL). Each pipeline stage in the AFPL circuit is comprised of efficient charge recovery logic (ECRL) gates, which implement the logic function of the stage, and a handshake controller, which handles handshaking with the neighboring stages and provides power to the ECRL gates. In the AFPL circuit, ECRL gates acquire power and become active only when performing useful computations, and idle ECRL gates are not powered and thus have negligible leakage power dissipation. The partial charge reuse (PCR) mechanism can be incorporated in the AFPL circuit. With the PCR mechanism, part of the charge on the output nodes of an ECRL gate entering the discharge phase can be reused to charge the output nodes of another ECRL gate about to evaluate, reducing the energy dissipation required to complete the evaluation of an ECRL gate. Moreover, AFPL-PCR adopts an enhanced C-element, called C*-element, in its handshake controllers such that an ECRL gate in AFPL-PCR can enter the sleep mode early once its output has been received by the downstream pipeline stage. To mitigate the hardware overhead of the AFPL circuit, two techniques of circuit simplification have been developed.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	1143
Ending Page	1153
Page Count	11
File Size	654006
File Format	PDF
ISSN	10638210
Volume Number	21
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic gates Silicon Pipelines Transistors Human computer interaction Switching circuits CMOS integrated circuits power gating Asynchronous circuits logic gates low-power electronics
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low-Power Asynchronous NCL Pipelines With Fine-Grain Power Gating and Early Sleep

Efficient charge recovery logic for power gating in logic circuits

Activity-Driven Fine-Grained Clock Gating and Run Time Power Gating Integration

Implementation of power gating circuit for standby leakage power reduction

Power gating in asynchronous micropiplines for low power data driven computing

An Area Efficient Diode and On Transistor Interchangeable Power Gating Scheme with Trim Options for Low Power SRAMs

Subthreshold Dual Mode Logic

Properties of Digital Switching Currents in Fully CMOS Combinational Logic

Benchmarking of Beyond-CMOS Exploratory Devices for Logic Integrated Circuits

Asynchronous Fine-Grain Power-Gated Logic

Similar Documents

Low-Power Asynchronous NCL Pipelines With Fine-Grain Power Gating and Early Sleep

Efficient charge recovery logic for power gating in logic circuits

Activity-Driven Fine-Grained Clock Gating and Run Time Power Gating Integration

Implementation of power gating circuit for standby leakage power reduction

Power gating in asynchronous micropiplines for low power data driven computing

An Area Efficient Diode and On Transistor Interchangeable Power Gating Scheme with Trim Options for Low Power SRAMs

Subthreshold Dual Mode Logic

Properties of Digital Switching Currents in Fully CMOS Combinational Logic

Benchmarking of Beyond-CMOS Exploratory Devices for Logic Integrated Circuits

Asynchronous Fine-Grain Power-Gated Logic