NDLI: High-Performance Implementation of Point Multiplication on Koblitz Curves

Content Provider	IEEE Xplore Digital Library
Author	Azarderakhsh, R. Reyhani-Masoleh, A.
Copyright Year	2004
Abstract	Fast and high-performance computation of finite-field arithmetic is crucial for elliptic curve cryptography (ECC) over binary extension fields. In this brief, we propose a highly parallel scheme to speed up the point multiplication for high-speed hardware implementation of ECC cryptoprocessor on Koblitz curves. We slightly modify the addition formulation in order to employ four parallel finite-field multipliers in the data flow. This reduces the latency of performing point addition and speeds up the overall point multiplication. To the best of our knowledge, the proposed data flow of point addition has the lowest latency in comparison to the counterparts available in the literature. To make the cryptoprocessor more efficient, we employ a low-complexity and efficient digit-level Gaussian normal basis multiplier to perform lower level finite-field multiplications. Finally, we have implemented our proposed architecture for point multiplication on an Altera Stratix II field-programmable gate array and obtained the results of timing and area.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	41
Ending Page	45
Page Count	5
File Size	456971
File Format	PDF
ISSN	15497747
Volume Number	60
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Gaussian processes Elliptic curve cryptography Clocks Computer architecture Elliptic curves Field programmable gate arrays point multiplication Cryptoprocessor elliptic curve cryptography (ECC) field-programmable gate array (FPGA) Koblitz curves parallel processing
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Throughput/Area-efficient ECC Processor Using Montgomery Point Multiplication on FPGA

On Parallelization of High-Speed Processors for Elliptic Curve Cryptography

Fast Elliptic Curve Cryptography on FPGA

Provably Sublinear Point Multiplication on Koblitz Curves and Its Hardware Implementation

Efficient FPGA Implementations of Point Multiplication on Binary Edwards and Generalized Hessian Curves Using Gaussian Normal Basis

A High-Speed FPGA Implementation of an RSD-Based ECC Processor

Efficient Elliptic Curve Point Multiplication Using Digit-Serial Binary Field Operations

Scalable Elliptic Curve Cryptosystem FPGA Processor for NIST Prime Curves

Lightweight Architecture for Elliptic Curve Scalar Multiplication over Prime Field

High-Performance Implementation of Point Multiplication on Koblitz Curves

Similar Documents

Throughput/Area-efficient ECC Processor Using Montgomery Point Multiplication on FPGA

On Parallelization of High-Speed Processors for Elliptic Curve Cryptography

Fast Elliptic Curve Cryptography on FPGA

Provably Sublinear Point Multiplication on Koblitz Curves and Its Hardware Implementation

Efficient FPGA Implementations of Point Multiplication on Binary Edwards and Generalized Hessian Curves Using Gaussian Normal Basis

A High-Speed FPGA Implementation of an RSD-Based ECC Processor

Efficient Elliptic Curve Point Multiplication Using Digit-Serial Binary Field Operations

Scalable Elliptic Curve Cryptosystem FPGA Processor for NIST Prime Curves

Lightweight Architecture for Elliptic Curve Scalar Multiplication over Prime Field

High-Performance Implementation of Point Multiplication on Koblitz Curves