NDLI: Simplification of the Nanosilver Sintering Process for Large-Area Semiconductor Chip Bonding: Reduction of Hot-Pressing Temperature Below 200/spl deg/C

Content Provider	IEEE Xplore Digital Library
Author	Kewei Xiao Calata, J.N. Hanguang Zheng Ngo, K.D.T. Guo-Quan Lu
Copyright Year	2011
Abstract	Die attach by low-temperature sintering of nanoparticles of silver is an emerging lead-free joining solution for electronic packaging because of the high thermal/electrical conductivity and high reliability of silver. For bonding small chips, the attachment can be achieved by a simple heating profile under atmospheric pressure. However, for bonding chips with an area , an external pressure of a few MPa is reported necessary at the sintering temperature of ~ 250 °C. This hot-pressing process in excess of 200 °C can add significant complexity and costs to manufacturing and maintenance. In this paper, we conduct a fractional factorial design of experiments aimed at lowering the temperature at which pressure is required for the die-attach process. In particular, we examine the feasibility of applying pressure only during the drying stage of the process when the temperature is still at 180 °C. The experiments help to identify the importance and interaction of various processing parameters, such as pressure, temperature, and time, on the bonding strength and microstructure of sintered nanosilver joints. In addition, the positive effect of pressure applied during drying on the bonding quality is observed. With the results, a simpler process, consisting of pressure drying at 180 °C under 3 MPa pressure, followed by sintering at 275 °C under atmospheric pressure, is found to produce attachments with die-shear strengths in excess of 30 MPa.
Starting Page	1271
Ending Page	1278
Page Count	8
File Size	8917087
File Format	PDF
ISSN	21563950
Volume Number	3
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Silver Bonding Heating Joints X-ray imaging Temperature Microstructure power electronics packaging Large-area die attach low-temperature joining technique (LTJT) nanosilver sintered joint
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Characterizations of Nanosilver Joints by Rapid Sintering at Low Temperature for Power Electronic Packaging

Effect of Oxygen Partial Pressure on Silver Migration of Low-Temperature Sintered Nanosilver Die-Attach Material

Measurements of electrical resistance and temperature distribution during current assisted sintering of nanosilver die-attach material

Packaging of high-temperature planar power modules interconnected by low-temperature sintering of nanosilver paste

Migration of sintered nanosilver die-attach material on alumina substrate at high temperatures

Effect of heating rate on bonding strength of pressure-free sintered nanosilver joint

Silver paste pressureless sintering on bare copper substrates for large area chip bonding in high power electronic packaging

Effect of sintering atmosphere on the shear properties of pressureless sintered silver joint

Pressure-Assisted Low-Temperature Sintering of Nanosilver Paste for 5$,times,$5-${rm mm}^{2}$ Chip Attachment

Simplification of the Nanosilver Sintering Process for Large-Area Semiconductor Chip Bonding: Reduction of Hot-Pressing Temperature Below 200/spl deg/C

Similar Documents

Characterizations of Nanosilver Joints by Rapid Sintering at Low Temperature for Power Electronic Packaging

Effect of Oxygen Partial Pressure on Silver Migration of Low-Temperature Sintered Nanosilver Die-Attach Material

Measurements of electrical resistance and temperature distribution during current assisted sintering of nanosilver die-attach material

Packaging of high-temperature planar power modules interconnected by low-temperature sintering of nanosilver paste

Migration of sintered nanosilver die-attach material on alumina substrate at high temperatures

Effect of heating rate on bonding strength of pressure-free sintered nanosilver joint

Silver paste pressureless sintering on bare copper substrates for large area chip bonding in high power electronic packaging

Effect of sintering atmosphere on the shear properties of pressureless sintered silver joint

Pressure-Assisted Low-Temperature Sintering of Nanosilver Paste for 5$,times,$5-${rm mm}^{2}$ Chip Attachment

Simplification of the Nanosilver Sintering Process for Large-Area Semiconductor Chip Bonding: Reduction of Hot-Pressing Temperature Below 200/spl deg/C