NDLI: A 6.3 µW 20 bit Incremental Zoom-ADC with 6 ppm INL and 1 µV Offset

Content Provider	IEEE Xplore Digital Library
Author	Youngcheol Chae Souri, K. Makinwa, K.A.A.
Copyright Year	1966
Abstract	A 20-bit incremental ADC for battery-powered sensor applications is presented. It is based on an energy-efficient zoom ADC architecture, which employs a coarse 6-bit SAR conversion followed by a fine 15-bit ΔΣ conversion. To further improve its energy efficiency, the ADC employs integrators based on cascoded dynamic inverters for extra gain and PVT tolerance. Dynamic error correction techniques such as auto-zeroing, chopping and dynamic element matching are used to achieve both low offset and high linearity. Measurements show that the ADC achieves 20-bit resolution, 6 ppm INL and 1 μV offset in a conversion time of 40 ms, while drawing only 3.5 μA current from a 1.8 V supply. This corresponds to a state-of-the-art figure-of-merit (FoM) of 182.7 dB. The 0.35 mm² chip was fabricated in a standard 0.16 μm CMOS process.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	3019
Ending Page	3027
Page Count	9
File Size	1646963
File Format	PDF
ISSN	00189200
Volume Number	48
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Modulation Noise Gain Capacitors Linearity Energy resolution Signal resolution zoom ADC A/D conversion and dynamic error correction techniques battery-powered sensors delta-sigma ADC incremental ADC inverter-based integrator low power circuits SAR ADC
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 14 b 23 MS/s 48 mW Resetting $Sigma Delta$ ADC

A High-Resolution Low-Power Incremental $SigmaDelta$ ADC With Extended Range for Biosensor Arrays

A 20-b $pm$ 40-mV Range Read-Out IC With 50-nV Offset and 0.04% Gain Error for Bridge Transducers

A 13-b 10-Msample/s ADC digitally calibrated with oversampling delta-sigma converter

Two-step continuous-time incremental sigma–delta ADC

A Low-Power CT Incremental 3rd Order /spl Sigma//spl Delta/ ADC for Biosensor Applications

Transition-Code Based Linearity Test Method for Pipelined ADCs With Digital Error Correction

Gain Calibration Technique for Increased Resolution in FRC Data Converters

Time-Interleaved Analog-to-Digital Conversion With Online Adaptive Equalization

A 6.3 µW 20 bit Incremental Zoom-ADC with 6 ppm INL and 1 µV Offset

Similar Documents

A 14 b 23 MS/s 48 mW Resetting $Sigma Delta$ ADC

A High-Resolution Low-Power Incremental $SigmaDelta$ ADC With Extended Range for Biosensor Arrays

A 20-b $pm$ 40-mV Range Read-Out IC With 50-nV Offset and 0.04% Gain Error for Bridge Transducers

A 13-b 10-Msample/s ADC digitally calibrated with oversampling delta-sigma converter

Two-step continuous-time incremental sigma–delta ADC

A Low-Power CT Incremental 3rd Order /spl Sigma//spl Delta/ ADC for Biosensor Applications

Transition-Code Based Linearity Test Method for Pipelined ADCs With Digital Error Correction

Gain Calibration Technique for Increased Resolution in FRC Data Converters

Time-Interleaved Analog-to-Digital Conversion With Online Adaptive Equalization

A 6.3 µW 20 bit Incremental Zoom-ADC with 6 ppm INL and 1 µV Offset