NDLI: Loop Acceleration Exploration for ASIP Architecture

Content Provider	IEEE Xplore Digital Library
Author	Mbaye, M.M. Belanger, N. Savaria, Y. Pierre, S.
Copyright Year	1993
Abstract	Design space exploration is a delicate process whose success lays on the designers' shoulders. It is often based on a trial-and-error approach. Some basic metrics can be used to guide this process. In this paper, we explore accelerating loops from C-based specifications. We built a framework in which a design style, such as software-oriented or application-specific instruction-set processor (ASIP)-oriented design, can be specified. We also propose an exploration process that allows targeting the main aspects that limit acceleration and the actions that can be made to improve it. The process is based on new loop-oriented metrics that provide insight in key design issues. They help to determine which aspects of the design between data accesses and arithmetic logic unit (ALU)/control operations limit or allow leveraging loop acceleration opportunities. We profile some benchmarks from the signal and image processing fields, such as the Turbo Decoder and the JPEG algorithms, to illustrate how loop-oriented metrics help to point out aspects that limit or improve loop acceleration. The loop acceleration process was also used to explore design architectures that can leverage, as much as possible, the loop acceleration opportunities of the sum of absolute differences (SAD) algorithm.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	684
Ending Page	696
Page Count	13
File Size	943890
File Format	PDF
ISSN	10638210
Volume Number	20
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-04-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Acceleration Software Hardware Delay Computer architecture Registers loop parallelism Application-specific architecture data accesses design space exploration loop-oriented metrics
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design-Space Exploration of Resource-Sharing Solutions for Custom Instruction Set Extensions

An efficient technique for exploring register file size in ASIP design

Application-specific clustered VLIW datapaths: early exploration on a parameterized design space

Hierarchical Design of an Application-Specific Instruction Set Processor for High-Throughput and Scalable FFT Processing

Performance evaluation for application-specific architectures

A Design Flow for Architecture Exploration and Implementation of Partially Reconfigurable Processors

Subword parallelism with MAX-2

The AMD Opteron processor for multiprocessor servers

Exploiting instruction- and data-level parallelism

Loop Acceleration Exploration for ASIP Architecture

Similar Documents

Design-Space Exploration of Resource-Sharing Solutions for Custom Instruction Set Extensions

An efficient technique for exploring register file size in ASIP design

Application-specific clustered VLIW datapaths: early exploration on a parameterized design space

Hierarchical Design of an Application-Specific Instruction Set Processor for High-Throughput and Scalable FFT Processing

Performance evaluation for application-specific architectures

A Design Flow for Architecture Exploration and Implementation of Partially Reconfigurable Processors

Subword parallelism with MAX-2

The AMD Opteron processor for multiprocessor servers

Exploiting instruction- and data-level parallelism

Loop Acceleration Exploration for ASIP Architecture