NDLI: Design and Fabrication of a Silicon Interposer With TSVs in Cavities for Three-Dimensional IC Packaging

Content Provider	IEEE Xplore Digital Library
Author	Rong Zhang Lo, J.C.C. Lee, S.W.R.
Copyright Year	2001
Abstract	Flip chip is one of the packaging techniques for high-performance components. There is a greater demand on integrating more functions in a smaller chip nowadays. This leads to the increase of I/O density. Organic substrate is the bottleneck of the high-density packaging. A silicon interposer with through-silicon vias (TSVs) is commonly used to provide a platform with a high wiring density to redistribute I/Os. After I/O redistribution, larger solder joints with a larger pitch can be used to connect the interposer to the organic substrate. In this paper, a TSV-based silicon interposer with a cavity and copper pillars for 3-D packaging is presented. The cavity hosts the flip-chip device. There are copper-filled TSVs in the cavity to provide the electrical interconnections to the backside of the interposer. Flip-chip solder bumps are electroplated on the copper pillars. Subsequent to the flip-chip assembly process, the device is seated in the cavity entirely. The backside of the flip chip is lower than that of the surface of the interposer. This provides a better environment for further die stacking on the surface of the interposer. The microfabrication process of the proposed silicon interposer with TSVs in cavities is discussed in detail.
Sponsorship	IEEE Electron Devices Society IEEE Reliability Society
Starting Page	189
Ending Page	193
Page Count	5
File Size	473208
File Format	PDF
ISSN	15304388
Volume Number	12
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Cavity resonators Copper Silicon Packaging Flip chip Three dimensional displays Etching 3-D packaging Cavities interposer through-silicon via (TSV)
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Safety, Risk, Reliability and Quality Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Through-Silicon-Via Capacitance Reduction Technique to Benefit 3-D IC Performance

Development of Large Die Fine-Pitch Cu/Low- $k$ FCBGA Package With Through Silicon via (TSV) Interposer

Through-Strata-Via (TSV) Parasitics and Wideband Modeling for Three-Dimensional Integration/Packaging

Novel Spare TSV Deployment for 3-D ICs Considering Yield and Timing Constraints

Reliability Assessment of Through-Silicon Vias in Multi-Die Stack Packages

Low-Cost Post-Bond Testing of 3-D ICs Containing a Passive Silicon Interposer Base

3-D Integration and Through-Silicon Vias in MEMS and Microsensors

Multi-TSV and E-Field Sharing Aware Full-chip Extraction and Mitigation of TSV-to-Wire Coupling

Copper Anisotropy Effects in Three-Dimensional Integrated Circuits Using Through-Silicon Vias

Design and Fabrication of a Silicon Interposer With TSVs in Cavities for Three-Dimensional IC Packaging

Similar Documents

Through-Silicon-Via Capacitance Reduction Technique to Benefit 3-D IC Performance

Development of Large Die Fine-Pitch Cu/Low- $k$ FCBGA Package With Through Silicon via (TSV) Interposer

Through-Strata-Via (TSV) Parasitics and Wideband Modeling for Three-Dimensional Integration/Packaging

Novel Spare TSV Deployment for 3-D ICs Considering Yield and Timing Constraints

Reliability Assessment of Through-Silicon Vias in Multi-Die Stack Packages

Low-Cost Post-Bond Testing of 3-D ICs Containing a Passive Silicon Interposer Base

3-D Integration and Through-Silicon Vias in MEMS and Microsensors

Multi-TSV and E-Field Sharing Aware Full-chip Extraction and Mitigation of TSV-to-Wire Coupling

Copper Anisotropy Effects in Three-Dimensional Integrated Circuits Using Through-Silicon Vias

Design and Fabrication of a Silicon Interposer With TSVs in Cavities for Three-Dimensional IC Packaging