NDLI: Engineering Chain: A Novel Semiconductor Engineering Collaboration Model

Content Provider	IEEE Xplore Digital Library
Author	Fan-Tien Cheng Ying-Liang Chen Chang, J.Y.-C.
Copyright Year	1988
Abstract	As an integrated circuit (IC) design house adopts a new semiconductor manufacturing technology for a new IC design, the failure rate and design cycle of the new technology are much higher than those of the mature technologies. Consequently, shortening the IC design cycle of a new technology becomes more difficult since a design house needs to finish the design with more complicated processes in a shorter cycle time. IC suppliers will lose their competition and market if they cannot cut the cycle time from IC design to IC mass-production. This paper proposes a novel engineering-chain (EC) collaboration model to formulate this high-IC-design-failure-rate and long-IC-design-cycle problem. The goals of EC are improving IC-design success rate, reducing cycle time, and increasing revenue. This paper also proposes an engineering chain management system (ECMS) to help achieve the goals of EC. In order to accommodate the EC requirements, it is required to extend the existing computer-integrated-manufacturing scope of a foundry from single-factor operating control to cross-industry operating control. This paper applies the concept of framework to design the ECMS and adopts the new-generation interoperable document-centric computing technology, webservices, as the enabling technology for the communication interface of the ECMS framework. All of the EC-related concepts and requirements are well established in this paper and the ECMS is a linkage of these concepts into a single business process to achieve the EC goals.
Sponsorship	IEEE Electron Devices Society IEEE Components, Packaging, and Manufacturing Technology Society IEEE Reliability Society IEEE Solid-State Circuits Society
Starting Page	394
Ending Page	407
Page Count	14
File Size	15257225
File Format	PDF
ISSN	08946507
Volume Number	25
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Manufacturing Collaboration Electronic countermeasures Electronics industry Integrated circuit modeling Consumer electronics engineering chain management system (ECMS) Computer integrated manufacturing (CIM) design for manufacturing (DFM) engineering chain (EC)
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Condensed Matter Physics Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Yield learning and the sources of profitability in semiconductor manufacturing and process development

Practical modeling for circuit simulation

Modeling optical equipment for wafer alignment and line-width measurement

Self-Assembly for Semiconductor Industry

Integrated facility layout and material handling system design in semiconductor fabrication facilities

A general semiconductor press modeling framework

Modeling of integrated circuit yield loss mechanisms

A General Yield Model From Design to Product Engineering

Relating statistical MOSFET model parameter variabilities to IC manufacturing process fluctuations enabling realistic worst case design

Engineering Chain: A Novel Semiconductor Engineering Collaboration Model

Similar Documents

Yield learning and the sources of profitability in semiconductor manufacturing and process development

Practical modeling for circuit simulation

Modeling optical equipment for wafer alignment and line-width measurement

Self-Assembly for Semiconductor Industry

Integrated facility layout and material handling system design in semiconductor fabrication facilities

A general semiconductor press modeling framework

Modeling of integrated circuit yield loss mechanisms

A General Yield Model From Design to Product Engineering

Relating statistical MOSFET model parameter variabilities to IC manufacturing process fluctuations enabling realistic worst case design

Engineering Chain: A Novel Semiconductor Engineering Collaboration Model