NDLI: System Design of a Small, Fast Digital Computer

Content Provider	IEEE Xplore Digital Library
Author	Schorr, H. Wiseman, N. E.
Copyright Year	1963
Abstract	In this paper the system design of a 250 Mc tunnel-diode computer is presented. To resolve the disparity between the obtainable arithmetic and main memory speeds, a sophisticated advanced control is used. The advanced control fetches instructions and operands from the main memory before they are actually needed by the arithmetic unit. These instructions and operands are stored in two small, high-speed tunnel-diode memories which are called queues. A third queue, the Storage Access Queue, is used for saving a storage access request if it cannot be serviced immediately. Hence, advanced control is split into four parts, the Instruction, Operand, Store and Arithmetic Controls, which operate independently (except for appropriate interlocks) of one another. In the design of any computing system which has advanced control, care must be taken to prevent the old value of a memory location from being used instead of a recently computed value. The proposed system insures that the latter is always used and in this respect the system appears as a conventional computer to the user. However, the system is not entirely conventional in its appearance; the use of a stack in place of the accumulator in the arithmetic unit is proposed. The arithmetic, modifier and input-output units are all designed to operate independently of one another and execute simple algorithms at high speeds. This permits the system to be built with an estimated 12,000 tunnel diodes and four 8000 word sections of memory. The system is expected to operate at very high speeds.
Starting Page	698
Ending Page	706
Page Count	9
File Size	1754035
File Format	PDF
ISSN	03677508
Volume Number	EC-12
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1963-12-01
Publisher Place	New York, U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Diodes Circuits Digital arithmetic Control systems Design engineering Computer aided instruction Algorithm design and analysis Upper bound Large-scale systems Magnetic cores
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in