NDLI: Single-Event Response of the SiGe HBT Operating in Inverse-Mode

Content Provider	IEEE Xplore Digital Library
Author	Phillips, S.D. Moen, K.A. Lourenco, N.E. Cressler, J.D.
Copyright Year	1963
Abstract	The single-event effect sensitivity of inverse-mode biased SiGe HBTs in both bulk and SOI technology platforms are investigated, for the first time, using digital circuits and stand-alone device test structures. Comparisons of heavy-ion broad beam data of shift register circuits constructed with forward-mode and inverse-mode biased SiGe HBTs from a first-generation, complementary SOI SiGe BiCMOS process, reveal an improvement in SEU mitigation for the inverse-mode shift register architecture. Full 3D TCAD simulations highlight the differences in transient current origination between forward and inverse-mode biased devices, illustrating the impact of doping profiles on ion-induced shunt duration. To extend the analysis to a bulk platform, new fourth-generation npn , SiGe HBTs were biased in both the forward and inverse-mode and irradiated at NRL using the two photon absorption measurement system. These measurements support the analysis of transient origination using 3D TCAD simulations. Furthermore, the isolation of the output terminal from the sensitive subcollector-substrate junction is experimentally demonstrated for the inverse-mode bias. Fully coupled mixed-mode simulations predict a significant reduction in sensitive area for inverse-mode shift registers built in a bulk SiGe platform.
Sponsorship	IEEE Nuclear and Plasma Sciences Society Computer Applications in Nuclear and Plasma Sciences (CANPS) Lawrence Berkeley Lab. Lawrence Livermore Nat. Lab. APS College of William and Mary Continuous Electron Beam Accelerator Facility NASA Defence Nuclear Agency Sandia National Laboratories Jet Propulsion Laboratory Brookhaven Nat. Lab. Lawrence Livermore Nat. Lab IEEE/NPPS Radiat. Effects Committee Defence Nuclear Agency/DoD Sandia National Laboratories/DOE Jet Propulsion Laboratory/NASA Phillips Lab./DoD
Starting Page	2682
Ending Page	2690
Page Count	9
File Size	1293481
File Format	PDF
ISSN	00189499
Volume Number	59
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Silicon germanium Shift registers Transient analysis Heterojunction bipolar transistors Single event upset Radiation hardening silicon germanium technology Inverse-mode operation radiation hardening single-event effect (SEE) single-event upset (SEU)
Content Type	Text
Resource Type	Article
Subject	Nuclear and High Energy Physics Electrical and Electronic Engineering Nuclear Energy and Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Investigation of Single-Event Effects and Potential SEU Mitigation Strategies in Fourth-Generation, 90 nm SiGe BiCMOS

A Novel Device Architecture for SEU Mitigation: The Inverse-Mode Cascode SiGe HBT

Application of RHBD Techniques to SEU Hardening of Third-Generation SiGe HBT Logic Circuits

Non-TMR SEU-Hardening Techniques for SiGe HBT Shift Registers and Clock Buffers

An Investigation of Single-Event Transients in C-SiGe HBT on SOI Current Mirror Circuits

A Comprehensive Understanding of the Efficacy of N-Ring SEE Hardening Methodologies in SiGe HBTs

On the Transient Response of a Complementary (npn $+$ pnp) SiGe HBT BiCMOS Technology

Design of Digital Circuits Using Inverse-Mode Cascode SiGe HBTs for Single Event Upset Mitigation

A Novel Circuit-Level SEU Hardening Technique for High-Speed SiGe HBT Logic Circuits

Single-Event Response of the SiGe HBT Operating in Inverse-Mode

Similar Documents

An Investigation of Single-Event Effects and Potential SEU Mitigation Strategies in Fourth-Generation, 90 nm SiGe BiCMOS

A Novel Device Architecture for SEU Mitigation: The Inverse-Mode Cascode SiGe HBT

Application of RHBD Techniques to SEU Hardening of Third-Generation SiGe HBT Logic Circuits

Non-TMR SEU-Hardening Techniques for SiGe HBT Shift Registers and Clock Buffers

An Investigation of Single-Event Transients in C-SiGe HBT on SOI Current Mirror Circuits

A Comprehensive Understanding of the Efficacy of N-Ring SEE Hardening Methodologies in SiGe HBTs

On the Transient Response of a Complementary (npn $+$ pnp) SiGe HBT BiCMOS Technology

Design of Digital Circuits Using Inverse-Mode Cascode SiGe HBTs for Single Event Upset Mitigation

A Novel Circuit-Level SEU Hardening Technique for High-Speed SiGe HBT Logic Circuits

Single-Event Response of the SiGe HBT Operating in Inverse-Mode