NDLI: Physical Model of the Junctionless UTB SOI-FET

Content Provider	IEEE Xplore Digital Library
Author	Gnani, E. Gnudi, A. Reggiani, S. Baccarani, G.
Copyright Year	1963
Abstract	In this paper, we model the electrical properties of a junctionless (JL) ultrathin-body silicon-on-insulator field-effect transistor (SOI-FET), which has been proposed as a possible alternative to the junction-based SOI-FET. The model is based on improved depletion approximation, which provides a very accurate solution of Poisson's equation and allows for the computation of the substrate, as well as the Si-body lower- and upper-surface potentials by an iterative procedure, which accounts for the back-oxide (BOX) charge and thickness and the potential drop within the substrate. The drain current is then computed versus gate, drain, and substrate voltages via integral expression and validated by comparison with technology computer-aided design simulation results. Analytical models of the field-effect-transistor threshold voltage and subthreshold slope are worked out against the substrate voltage, highlighting the effect of the substrate doping and BOX thickness on the aforementioned parameters. In essence, this work provides the physical background for better understanding of the JL SOI-FET and its assessment for logic applications.
Sponsorship	IEEE Electron Devices Society
Starting Page	941
Ending Page	948
Page Count	8
File Size	688490
File Format	PDF
ISSN	00189383
Volume Number	59
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-04-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Electric potential Substrates Logic gates Silicon Mathematical model Threshold voltage Equations subthreshold slope Depletion-mode field-effect transistor (FET) junctionless field-effect transistor (JL-FET) silicon on insulator field-effect transistor (SOI-FET)
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Semianalytical Model of the Subthreshold Current in Short-Channel Junctionless Symmetric Double-Gate Field-Effect Transistors

Theory of the Junctionless Nanowire FET

Analytical Models for Electric Potential, Threshold Voltage, and Subthreshold Swing of Junctionless Surrounding-Gate Transistors

Analysis of the current-voltage characteristics of Silicon on Ferroelectric Insulator Field Effect Transistor (SOF-FET)

The Impact of Substrate Bias on the Steep Subthreshold Slope in Junctionless MuGFETs

First Demonstration of Junctionless Accumulation-Mode Bulk FinFETs With Robust Junction Isolation

A semi 2D analytical Vth model for junctionless double gate nanoscale Silicon on Nothing (JLDG-SON) MOSFET

Substrate Bias Influence on the Operation of Junctionless Nanowire Transistors

Cryogenic Operation of Junctionless Nanowire Transistors

Physical Model of the Junctionless UTB SOI-FET

Similar Documents

Semianalytical Model of the Subthreshold Current in Short-Channel Junctionless Symmetric Double-Gate Field-Effect Transistors

Theory of the Junctionless Nanowire FET

Analytical Models for Electric Potential, Threshold Voltage, and Subthreshold Swing of Junctionless Surrounding-Gate Transistors

Analysis of the current-voltage characteristics of Silicon on Ferroelectric Insulator Field Effect Transistor (SOF-FET)

The Impact of Substrate Bias on the Steep Subthreshold Slope in Junctionless MuGFETs

First Demonstration of Junctionless Accumulation-Mode Bulk FinFETs With Robust Junction Isolation

A semi 2D analytical Vth model for junctionless double gate nanoscale Silicon on Nothing (JLDG-SON) MOSFET

Substrate Bias Influence on the Operation of Junctionless Nanowire Transistors

Cryogenic Operation of Junctionless Nanowire Transistors

Physical Model of the Junctionless UTB SOI-FET