NDLI: Configurable Multimode Embedded Floating-Point Units for FPGAs

Content Provider	IEEE Xplore Digital Library
Author	Yee Jern Chong Parameswaran, S.
Copyright Year	1993
Abstract	Performance of field-programmable gate arrays (FPGAs) used for floating-point applications is poor due to the complexity of floating-point arithmetic. Implementing floating-point units (FPUs) on FPGAs consume a large amount of resources. This makes FPGAs less attractive for use in floating-point intensive applications. Therefore, there is a need for embedded FPUs in FPGAs. However, if unutilized, embedded FPUs waste space on the FPGA die. To overcome this issue, we propose a flexible multimode embedded FPU for FPGAs that can be configured to perform a wide range of operations. The floating-point adder and multiplier in our embedded FPU can each be configured to perform one double-precision operation or two single-precision operations in parallel. To increase flexibility further, access to the large integer multiplier, adder and shifters in the FPU is provided. Benchmark circuits were implemented on both a standard Xilinx Virtex-II FPGA and on our FPGA with embedded FPU blocks. The results using our embedded FPUs showed a mean area improvement of 5.5 times and a mean delay improvement of 5.8 times for the double-precision benchmarks, and a mean area improvement of 3.8 times and a mean delay improvement of 4.2 times for the single-precision benchmarks. The embedded FPUs were also shown to provide significant area and delay benefits for fixed-point and integer circuits.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	2033
Ending Page	2044
Page Count	12
File Size	1142146
File Format	PDF
ISSN	10638210
Volume Number	19
Issue Number	11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-11-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Adders Computer architecture Hardware Delay Benchmark testing Routing FPGA architecture Dual-precision embedded block field-programmable gate array (FPGA) floating-point floating-point unit (FPU)
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Optimizing Floating Point Units in Hybrid FPGAs

Floating-Point FPGA: Architecture and Modeling

Floating-Point Divider Design for FPGAs

Sharing of SRAM Tables Among NPN-Equivalent LUTs in SRAM-Based FPGAs

Architectural Modifications to Enhance the Floating-Point Performance of FPGAs

Floating Gate-Based Field Programmable Mixed-Signal Array

Are Field-Programmable Gate Arrays Ready for the Mainstream?

Fault tolerance of switch blocks and switch block arrays in FPGA

Power Estimation of Embedded Multiplier Blocks in FPGAs

Configurable Multimode Embedded Floating-Point Units for FPGAs

Similar Documents

Optimizing Floating Point Units in Hybrid FPGAs

Floating-Point FPGA: Architecture and Modeling

Floating-Point Divider Design for FPGAs

Sharing of SRAM Tables Among NPN-Equivalent LUTs in SRAM-Based FPGAs

Architectural Modifications to Enhance the Floating-Point Performance of FPGAs

Floating Gate-Based Field Programmable Mixed-Signal Array

Are Field-Programmable Gate Arrays Ready for the Mainstream?

Fault tolerance of switch blocks and switch block arrays in FPGA

Power Estimation of Embedded Multiplier Blocks in FPGAs

Configurable Multimode Embedded Floating-Point Units for FPGAs