NDLI: Yield Enhancement by Bad-Die Recycling and Stacking With Though-Silicon Vias

Content Provider	IEEE Xplore Digital Library
Author	Yung-Fa Chou Ding-Ming Kwai Cheng-Wen Wu
Copyright Year	1993
Abstract	3-D integration provides a means to overcome the difficulties in design and manufacturing of system-on-chip (SOC) and memory products. Introducing a short vertical interconnect, called through-silicon via (TSV), makes it feasible to repair and recycle bad dies by stacking. We propose a method to accomplish this using a dual-TSV hardwired switch (DTHS) in which the via-hole location is programmable. With the DTHS, we activate a spare and establish inter-die routing. The spare is nothing but a good part in another bad die. To be 3-D reparable, the design is partitioned into disjoint parts. The effort for the modification is minor in view of that a typical SOC is readily composed of modules with predefined functions and supply voltages. The DTHS is used: 1) to shut off power connections of both failed and unused parts; 2) to disconnect their signal paths; and 3) to redirect them to the selected good parts in the stacked dies. Despite the speed is degraded due to the extra load incurred by the DTHS, our simulation shows that the increase in delay time can be limited below 100 ps with an over-designed buffer which occupies 0.8% of the area of a 30 μm TSV, using a 65-nm CMOS process. The performance degradation turns out to be a necessary evil, since the increased height of the die stack leads to a thermal conductivity poorer than its 2-D counterpart. The 3-D patch die helps to shorten time-to-market and turn the irreparable dies profitable.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	1346
Ending Page	1356
Page Count	11
File Size	1432985
File Format	PDF
ISSN	10638210
Volume Number	19
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Recycling Stacking Through-silicon vias Switches Thermal conductivity Manufacturing System-on-a-chip Routing Voltage Degradation wafer-level packaging Bad-die recycling design for repair 3-D integrated circuit (IC) through silicon via (TSV)
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Exploiting Die-to-Die Thermal Coupling in 3-D IC Placement

On Effective Through-Silicon Via Repair for 3-D-Stacked ICs

3D integration technology for set-top box application

Memory Repair by Die Stacking with through Silicon Vias

Through-Silicon Via Planning in 3-D Floorplanning

Reactivation of Spares for Off-Chip Memory Repair After Die Stacking in a 3-D IC With TSVs

On effective tsv repair for 3d-stacked ics.

A novel 3D IC assembly process for ultra-thin chip stacking

TSV manufacturing yield and hidden costs for 3D IC integration

Yield Enhancement by Bad-Die Recycling and Stacking With Though-Silicon Vias

Similar Documents

Exploiting Die-to-Die Thermal Coupling in 3-D IC Placement

On Effective Through-Silicon Via Repair for 3-D-Stacked ICs

3D integration technology for set-top box application

Memory Repair by Die Stacking with through Silicon Vias

Through-Silicon Via Planning in 3-D Floorplanning

Reactivation of Spares for Off-Chip Memory Repair After Die Stacking in a 3-D IC With TSVs

On effective tsv repair for 3d-stacked ics.

A novel 3D IC assembly process for ultra-thin chip stacking

TSV manufacturing yield and hidden costs for 3D IC integration

Yield Enhancement by Bad-Die Recycling and Stacking With Though-Silicon Vias