NDLI: Hardware Implementation of Rayleigh and Ricean Variate Generators

Content Provider	IEEE Xplore Digital Library
Author	Alimohammad, A. Fard, S.F. Cockburn, B.F.
Copyright Year	1993
Abstract	Compact and fast implementations of digital Rayleigh and Ricean variate generators are presented. Polynomial curve fitting is utilized along with a combination of logarithmic and uniform domain segmentation to provide accuracy, compactness and fast variate generation. A typical instantiation of the proposed Rayleigh generator occupies 124 (<;1%) of the configurable slices, two dedicated multipliers (<;1%), and one on-chip block memory (<; 1%) of a Xilinx Virtex-5 field-programmable gate array (FPGA) and operates at 317 MHz, generating 317 million Rayleigh variates per second. The Ricean variate generator implementation on the same device utilizes 366 (<; 1%) of the logical slices, three on-chip block memories ( <;1%), and 11 (2.8%) of the dedicated multipliers. The application of the Rayleigh and Ricean variate generators is demonstrated in a FPGA-based bit error rate simulator that measures at hardware speeds the symbol error rate performance of a typical wireless communication system over Rayleigh and Ricean fading channels.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	1495
Ending Page	1499
Page Count	5
File Size	509992
File Format	PDF
ISSN	10638210
Volume Number	19
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware Field programmable gate arrays Rayleigh channels Wireless communication AWGN Error analysis Fading Polynomials Curve fitting Bit error rate Ricean fading Fading simulator fading variate generator Rayleigh fading
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware Implementation of Nakagami and Weibull Variate Generators

Weibull and Suzuki fading channel generator design to reduce hardware resources

High path-count multirate Rayleigh fading channel simulator with time-multiplexed datapath

Real-time MIMO received signal generator for spatial multiplexing systems

VLSI architecture for Rayleigh and Rician fading generators

New QC-LDPC codes implementation on FPGA platform in Rayleigh fading environment

FPGA implementation and performance evaluation of WCDMA system over AWGN channel

Evaluation of BER of digital modulation schemes for AWGN and wireless fading channels

FPGA implementation of a low-complexity fading filter for multipath Rayleigh fading simulator

Hardware Implementation of Rayleigh and Ricean Variate Generators

Similar Documents

Hardware Implementation of Nakagami and Weibull Variate Generators

Weibull and Suzuki fading channel generator design to reduce hardware resources

High path-count multirate Rayleigh fading channel simulator with time-multiplexed datapath

Real-time MIMO received signal generator for spatial multiplexing systems

VLSI architecture for Rayleigh and Rician fading generators

New QC-LDPC codes implementation on FPGA platform in Rayleigh fading environment

FPGA implementation and performance evaluation of WCDMA system over AWGN channel

Evaluation of BER of digital modulation schemes for AWGN and wireless fading channels

FPGA implementation of a low-complexity fading filter for multipath Rayleigh fading simulator

Hardware Implementation of Rayleigh and Ricean Variate Generators