NDLI: Information Theoretic Modeling and Analysis for Global Interconnects With Process Variations

Content Provider	IEEE Xplore Digital Library
Author	Denic, S.Z. Vasic, B. Charalambous, C.D. Jifeng Chen Wang, J.M.
Copyright Year	1993
Abstract	As the CMOS semiconductor technology enters nanometer regime, interconnect processes must be compatible with device roadmaps and meet manufacturing targets at the specified wafer size. The resulting ubiquitous process variations cause errors in data delivering through interconnects. This paper proposes an Information Theory based design method to accommodate process variations. Different from the traditional delay based design metric, the current approach uses achievable rate to relate interconnect designs directly to communication applications. More specifically, the data communication over a typical interconnect, a bus, subject to process variations (“uncertain” bus), is defined as a communication problem under uncertainty. A data rate, called the achievable rate, is computed for such a bus, which represents the lower bound on the maximal data rate attainable over the bus. When a data rate applied over the bus is smaller than the achievable data rate, a reliable communication can be guaranteed regardless of process variations, i.e., a bit error rate arbitrarily close to zero is achievable. A single communication strategy to combat the process variations is proposed whose code rate is equal to the computed achievable rate. The simulations show that the variations in the interconnect resistivity could have the most harmful effect regarding the achievable rate reduction. Also, the simulations illustrate the importance of taking into account bus parasitic parameters correlations when measuring the influence of the process variations on the achievable rates.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	397
Ending Page	410
Page Count	14
File Size	845470
File Format	PDF
ISSN	10638210
Volume Number	19
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-03-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Information analysis CMOS technology Computational modeling Semiconductor device modeling CMOS process Nanoscale devices Manufacturing processes Virtual manufacturing Semiconductor device manufacture Computer errors information theory Achievable rate bit error rate process variations global interconnect
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Trends in the environmental impacts of CMOS manufacturing

Generation of MOS Model Parameters Covering Statistical Process Variations

Failure analysis of high-density CMOS SRAMs: using realistic defect modeling and I/sub DDQ/ testing

Implementation of TCAD-for-Manufacturing Methodology using Process Compact Models

Environmental value (EnV) analysis

Interconnect Characterization: Accuracy, Methodology, and Practical Considerations

Fault-Tolerant Nanoscale Processors on Semiconductor Nanowire Grids

A hierarchical approach to cost analysis for next generation semiconductor processes

Design considerations and effect of manufacturing process variations on UWB transceiver specifications

Information Theoretic Modeling and Analysis for Global Interconnects With Process Variations

Similar Documents

Trends in the environmental impacts of CMOS manufacturing

Generation of MOS Model Parameters Covering Statistical Process Variations

Failure analysis of high-density CMOS SRAMs: using realistic defect modeling and I/sub DDQ/ testing

Implementation of TCAD-for-Manufacturing Methodology using Process Compact Models

Environmental value (EnV) analysis

Interconnect Characterization: Accuracy, Methodology, and Practical Considerations

Fault-Tolerant Nanoscale Processors on Semiconductor Nanowire Grids

A hierarchical approach to cost analysis for next generation semiconductor processes

Design considerations and effect of manufacturing process variations on UWB transceiver specifications

Information Theoretic Modeling and Analysis for Global Interconnects With Process Variations