NDLI: State-of-the-Art and Future Directions of High-Performance All-Digital Frequency Synthesis in Nanometer CMOS

Content Provider	IEEE Xplore Digital Library
Author	Staszewski, R.B.
Copyright Year	2004
Abstract	The past several years have successfully brought all-digital techniques to the RF frequency synthesis, which could arguably be considered one of the last strong bastions of the traditionally-analog design approaches. With their high sensitivity and high dynamic range requirements, the RF circuits have long had a good excuse to avoid any possible source of digital switching activity. With the constant scaling of CMOS feature size and the merciless push for integration, the existence of almost free and powerful digital logic could not go unnoticed. Hence, the environment was ripe to transform the RF functions into digital realizations, as well as to apply digital assistance to help with the performance of RF circuits. This paper revisits the digitization journey of the traditional charge-pump PLL that has resulted in an all-digital frequency synthesizer with the best-in-class RF performance while occupying only a fraction of the silicon area and consuming a fraction of the power. The paper also offers a few novel techniques to further improve area, current consumption, testability, and reliability of frequency synthesizers.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	1497
Ending Page	1510
Page Count	14
File Size	1237117
File Format	PDF
ISSN	15498328
Volume Number	58
Issue Number	7
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-07-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phase locked loops Clocks Varactors Time frequency analysis Oscillators Bandwidth Frequency control time-to-digital converter (TDC) All-digital PLL (ADPLL) digitally controlled oscillator (DCO) dithering phase-locked loop (PLL) software PLL
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Spur-Free Multirate All-Digital PLL for Mobile Phones in 65 nm CMOS

A PVT Tolerant 10 to 500 MHz All-Digital Phase-Locked Loop With Coupled TDC and DCO

A 2.8–3.2-GHz Fractional- $N$ Digital PLL With ADC-Assisted TDC and Inductively Coupled Fine-Tuning DCO

Frequency resolution enhancement for digitally controlled oscillators using series switched varactor

A portable digitally controlled oscillator using novel varactors

A phase locked loop used as a digitally-controlled oscillator for flexible frequency synthesis

Low-jitter code-jumping for all-digital PLL to support almost continuous frequency tracking

A 5 GHz 90-nm CMOS all digital phase-locked loop

Digital RF architectures for wireless transceivers (invited)

State-of-the-Art and Future Directions of High-Performance All-Digital Frequency Synthesis in Nanometer CMOS

Similar Documents

Spur-Free Multirate All-Digital PLL for Mobile Phones in 65 nm CMOS

A PVT Tolerant 10 to 500 MHz All-Digital Phase-Locked Loop With Coupled TDC and DCO

A 2.8–3.2-GHz Fractional- $N$ Digital PLL With ADC-Assisted TDC and Inductively Coupled Fine-Tuning DCO

Frequency resolution enhancement for digitally controlled oscillators using series switched varactor

A portable digitally controlled oscillator using novel varactors

A phase locked loop used as a digitally-controlled oscillator for flexible frequency synthesis

Low-jitter code-jumping for all-digital PLL to support almost continuous frequency tracking

A 5 GHz 90-nm CMOS all digital phase-locked loop

Digital RF architectures for wireless transceivers (invited)

State-of-the-Art and Future Directions of High-Performance All-Digital Frequency Synthesis in Nanometer CMOS