NDLI: Massively LDPC Decoding on Multicore Architectures

Content Provider	IEEE Xplore Digital Library
Author	Falcao, G. Sousa, L. Silva, V.
Copyright Year	1990
Abstract	Unlike usual VLSI approaches necessary for the computation of intensive Low-Density Parity-Check (LDPC) code decoders, this paper presents flexible software-based LDPC decoders. Algorithms and data structures suitable for parallel computing are proposed in this paper to perform LDPC decoding on multicore architectures. To evaluate the efficiency of the proposed parallel algorithms, LDPC decoders were developed on recent multicores, such as off-the-shelf general-purpose x86 processors, Graphics Processing Units (GPUs), and the CELL Broadband Engine (CELL/B.E.). Challenging restrictions, such as memory access conflicts, latency, coalescence, or unknown behavior of thread and block schedulers, were unraveled and worked out. Experimental results for different code lengths show throughputs in the order of 1 ~ 2 Mbps on the general-purpose multicores, and ranging from 40 Mbps on the GPU to nearly 70 Mbps on the CELL/B.E. The analysis of the obtained results allows to conclude that the CELL/B.E. performs better for short to medium length codes, while the GPU achieves superior throughputs with larger codes. They achieve throughputs that in some cases approach very well those obtained with VLSI decoders. From the analysis of the results, we can predict a throughput increase with the rise of the number of cores.
Sponsorship	IEEE Computer Society
Starting Page	309
Ending Page	322
Page Count	14
File Size	3086240
File Format	PDF
ISSN	10459219
Volume Number	22
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Parity check codes Decoding Multicore processing Throughput Computer architecture Very large scale integration Data structures Parallel processing Parallel algorithms Graphics OpenMP. LDPC data-parallel computing multicore graphics processing units GPU CUDA CELL
Content Type	Text
Resource Type	Article
Subject	Signal Processing Computational Theory and Mathematics Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A massively parallel implementation of QC-LDPC decoder on GPU

Massive parallel LDPC decoding on GPU

Implementation of Decoders for LDPC Block Codes and LDPC Convolutional Codes Based on GPUs

Embedded multicore architectures for LDPC decoding

High Throughput LDPC Decoder on GPU

Massively parallel implementation of cyclic LDPC codes on a general purpose graphics processing unit

Partly Parallel Overlapped Sum-Product Decoder Architectures for Quasi-Cyclic LDPC Codes

LDPC decoding for CMMB utilizing OpenMP and CUDA parallelization

Low power decoder design for QC-LDPC codes

Massively LDPC Decoding on Multicore Architectures

Similar Documents

A massively parallel implementation of QC-LDPC decoder on GPU

Massive parallel LDPC decoding on GPU

Implementation of Decoders for LDPC Block Codes and LDPC Convolutional Codes Based on GPUs

Embedded multicore architectures for LDPC decoding

High Throughput LDPC Decoder on GPU

Massively parallel implementation of cyclic LDPC codes on a general purpose graphics processing unit

Partly Parallel Overlapped Sum-Product Decoder Architectures for Quasi-Cyclic LDPC Codes

LDPC decoding for CMMB utilizing OpenMP and CUDA parallelization

Low power decoder design for QC-LDPC codes

Massively LDPC Decoding on Multicore Architectures