NDLI: A Low-Overhead Partition-Oriented ERfair Scheduler for Hard Real-Time Embedded Systems

Please wait, while we are loading the content...

Year : 2015 Volume : 7

Year : 2014 Volume : 6

Year : 2013 Volume : 5

Year : 2012 Volume : 4

Year : 2011 Volume : 3

IEEE Embedded Systems Letters publication information

Reconfigurable Architecture for ZQDCT Using Computational Complexity Prediction and Bitstream Relocation

A Low-Overhead Partition-Oriented ERfair Scheduler for Hard Real-Time Embedded Systems

Process Algebra as a Common Framework for Hardware/Software Coverification

Nonvolatile Memory Partitioning Scheme for Technology-Based Performance-Reliability Tradeoff

Parallelism, Performance, and Energy-Efficiency Tradeoffs for In Situ Sensor Data Processing

Lossless Hyperspectral Image Compression System-Based on HW/SW Codesign

A Dynamic Resource Management and Scheduling Environment for Embedded Multimedia and Communications Platforms

A Kleene Algebra of Tagged System Actors

Managing Battery and Supercapacitor Resources for Real-Time Sporadic Workloads

Lazy Versus Eager Conflict Detection in Software Transactional Memory: A Real-Time Schedulability Perspective

An Energy-Efficient Heterogeneous System for Embedded Learning and Classification

Coroutine-Based Synthesis of Efficient Embedded Software From SystemC Models

Call for Nomination New EIC of IEEE Embedded Systems Letters

19th international conference on very large scale integration

Advertisement - Have you visited lately? www.ieee.org

IEEE Embedded Systems Letters Information for authors

Blank page [back cover]

Year : 2010 Volume : 2

Year : 2009 Volume : 1

A Low-Overhead Partition-Oriented ERfair Scheduler for Hard Real-Time Embedded Systems

Content Provider	IEEE Xplore Digital Library
Author	Sarkar, A. Shanker, A. Ghose, S. Chakrabarti, P.P.
Copyright Year	2009
Abstract	This letter presents partition-oriented ERfair scheduler (POES), a low-overhead proportional fair scheduler for hard real-time multiprocessor embedded systems. POES achieves lower overheads using an online partitioning/merging mechanism that retains the optimal schedulability of a fully global scheduler by merging processor groups as resources become critical while using partitioning for fast scheduling at other times. The principal objective is to remain only just as global at any given instant of time as is necessary to maintain ERfair schedulability of the system throughout the schedule length. Experimental results reveal that POES incurs almost no migrations at low workloads and achieves up to 32 times reduction in the number of migrations suffered with respect to the global ERfair scheduler on a set of two to 16 processors even when the average system load is as high as 85%. Theoretical analysis proves that POES typically has the same amortized complexity as that of the global ERfair algorithm.
Starting Page	5
Ending Page	8
Page Count	4
File Size	152648
File Format	PDF
ISSN	19430663
Volume Number	3
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-03-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Processor scheduling Real time systems Partitioning algorithms Optimal scheduling Complexity theory Corporate acquisitions Merging worst-fit decreasing (WFD) partitioning ERfair scheduling partitioned scheduling proportional fairness real-time task migration
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Computer Science

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Sticky-ERfair: a task-processor affinity aware proportional fair scheduler

A Corrigendum to: “Sticky-ERfair: a task-processor affinity aware proportional fair scheduler”

ARTiS, an Asymmetric Real-Time Scheduler for Linux on Multi-Processor Architectures

Fixed-Priority Allocation and Scheduling for Energy-Efficient Fault Tolerance in Hard Real-Time Multiprocessor Systems

ARTiS, an Asymmetric Real-Time Scheduler for Linux on Multi-Processor Architectures

Prediction-Based Micro-Scheduler: Toward Responsive Scheduling of General-Purpose Operating Systems

Two-phase colour-aware multicore real-time scheduler

Hybrid Scheduling of Dynamic Task Graphs with Selective Duplication for Multiprocessors under Memory and Time Constraints

Efficient techniques for clustering and scheduling onto embedded multiprocessors

A Low-Overhead Partition-Oriented ERfair Scheduler for Hard Real-Time Embedded Systems

Similar Documents

Sticky-ERfair: a task-processor affinity aware proportional fair scheduler

A Corrigendum to: “Sticky-ERfair: a task-processor affinity aware proportional fair scheduler”

ARTiS, an Asymmetric Real-Time Scheduler for Linux on Multi-Processor Architectures

Fixed-Priority Allocation and Scheduling for Energy-Efficient Fault Tolerance in Hard Real-Time Multiprocessor Systems

ARTiS, an Asymmetric Real-Time Scheduler for Linux on Multi-Processor Architectures

Prediction-Based Micro-Scheduler: Toward Responsive Scheduling of General-Purpose Operating Systems

Two-phase colour-aware multicore real-time scheduler

Hybrid Scheduling of Dynamic Task Graphs with Selective Duplication for Multiprocessors under Memory and Time Constraints

Efficient techniques for clustering and scheduling onto embedded multiprocessors

A Low-Overhead Partition-Oriented ERfair Scheduler for Hard Real-Time Embedded Systems