NDLI: Development of a New pHEMT-Based Electrostatic Discharge Protection Structure

Content Provider	IEEE Xplore Digital Library
Author	Qiang Cui Chia-Shih Cheng Liou, J.J. Hsien-Chin Chiu
Copyright Year	1963
Abstract	Electrostatic discharge (ESD) protection structures in the GaAs technology are commonly constructed using enhancement-mode single-gate (SG) pseudomorphic high-electron mobility transistor (pHEMT) devices. This paper develops an improved ESD protection clamp based on a novel multigate pHEMT. With approximately the same layout area, the proposed ESD protection clamp can carry an ESD current three times higher than the conventional SG pHEMT clamp under the human body model stress. Moreover, the new ESD clamp shows promising results when characterized under the charged device model stress. The parasitic capacitance of the new ESD clamp is also measured to assess its suitability for high-frequency ESD applications.
Sponsorship	IEEE Electron Devices Society
Starting Page	2974
Ending Page	2980
Page Count	7
File Size	1027544
File Format	PDF
ISSN	00189383
Volume Number	58
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clamps Electrostatic discharge PHEMTs Logic gates Schottky diodes Stress Integrated circuit modeling human body model (HBM) Charged device model (CDM) electrostatic discharge (ESD) high-electron mobility transistor (HEMT)
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Influence of InGaP and AlGaAs Schottky Layers on ESD Robustness in GaAs pHEMTs

ESD Design Strategies for High-Speed Digital and RF Circuits in Deeply Scaled Silicon Technologies

Development of an Electrostatic Discharge Protection Solution in GaN Technology

Local CDM ESD Protection Circuits for Cross-Power Domains in 3D IC Applications

HBM ESD Robustness of GaN-on-Si Schottky Diodes

Off-State Degradation of High-Voltage-Tolerant nLDMOS-SCR ESD Devices

Design and Characterization of ESD Protection Devices for High-Speed I/O in Advanced SOI Technology

Grounded-gate nMOS transistor behavior under CDM ESD stress conditions

A Fully Integrated 7.3 kV HBM ESD-Protected Transformer-Based 4.5–6 GHz CMOS LNA

Development of a New pHEMT-Based Electrostatic Discharge Protection Structure

Similar Documents

Influence of InGaP and AlGaAs Schottky Layers on ESD Robustness in GaAs pHEMTs

ESD Design Strategies for High-Speed Digital and RF Circuits in Deeply Scaled Silicon Technologies

Development of an Electrostatic Discharge Protection Solution in GaN Technology

Local CDM ESD Protection Circuits for Cross-Power Domains in 3D IC Applications

HBM ESD Robustness of GaN-on-Si Schottky Diodes

Off-State Degradation of High-Voltage-Tolerant nLDMOS-SCR ESD Devices

Design and Characterization of ESD Protection Devices for High-Speed I/O in Advanced SOI Technology

Grounded-gate nMOS transistor behavior under CDM ESD stress conditions

A Fully Integrated 7.3 kV HBM ESD-Protected Transformer-Based 4.5–6 GHz CMOS LNA

Development of a New pHEMT-Based Electrostatic Discharge Protection Structure