NDLI: Workload-Cognizant Concurrent Error Detection in the Scheduler of a Modern Microprocessor

Content Provider	IEEE Xplore Digital Library
Author	Karimi, N. Maniatakos, M. Jas, A. Tirumurti, C. Makris, Y.
Copyright Year	1968
Abstract	We present a Concurrent Error Detection (CED) scheme for the Scheduler of a modern microprocessor. The proposed CED scheme is based on monitoring a set of invariances imposed through added hardware, violation of which signifies the occurrence of an error. The novelty of our solution stems from the workload-cognizant way in which these invariances are selected so that they leverage the application-level error masking inherent in program execution. Specifically, in order to ensure cost-effectiveness of the hardware employed to construct these invariances, we make use of information regarding the type and frequency of errors affecting the typical workload of the microprocessor. Thereby, we identify the most susceptible aspects of instruction execution and we accordingly distribute CED resources to protect them. Our approach is demonstrated on the Scheduler of an Alpha-like superscalar microprocessor with dynamic scheduling, hybrid branch prediction and out-of-order execution capabilities. Using an extensive fault-simulation infrastructure that we developed around this microprocessor, we profile the impact of Scheduler faults across a variety of different SPEC2000 benchmarks. Based on the results, we construct a CED scheme which monitors the time and location of instruction execution, the executed operation, the utilized resources, as well as the executed and retired sequence of instructions. At a hardware cost of only 32 percent of the Scheduler, the corresponding CED scheme detects over 85 percent of its faults that affect the architectural state of the microprocessor. Furthermore, over 99.5 percent of these faults are detected before they corrupt the architectural state, while the average detection latency for the remaining faults is in the order of a few clock cycles, implying that efficient recovery methods can be developed.
Sponsorship	IEEE Computer Society Technical Committee on Distributed Process IEEE Computer Society Technical Committee on VLSI IEEE Technical Committee on Computer Architecture IEEE Computer Society
Starting Page	1274
Ending Page	1287
Page Count	14
File Size	1964554
File Format	PDF
ISSN	00189340
Volume Number	60
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Microprocessors Circuit faults Hazards Clocks Hardware design languages Registers Hardware invariance. Concurrent error detection microprocessor scheduler
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Instruction-Level Impact Analysis of Low-Level Faults in a Modern Microprocessor Controller

Study of the Effects of SEU-Induced Faults on a Pipeline Protected Microprocessor

Global Signal Vulnerability (GSV) Analysis for Selective State Element Hardening in Modern Microprocessors

Revisiting Vulnerability Analysis in Modern Microprocessors

Analysis of a BICS-only concurrent error detection method

Concurrent error detection using watchdog processors-a survey

AMULET1: an asynchronous ARM microprocessor

The Ballast methodology for structured partial scan design

A functional testing method for microprocessors

Workload-Cognizant Concurrent Error Detection in the Scheduler of a Modern Microprocessor

Similar Documents

Instruction-Level Impact Analysis of Low-Level Faults in a Modern Microprocessor Controller

Study of the Effects of SEU-Induced Faults on a Pipeline Protected Microprocessor

Global Signal Vulnerability (GSV) Analysis for Selective State Element Hardening in Modern Microprocessors

Revisiting Vulnerability Analysis in Modern Microprocessors

Analysis of a BICS-only concurrent error detection method

Concurrent error detection using watchdog processors-a survey

AMULET1: an asynchronous ARM microprocessor

The Ballast methodology for structured partial scan design

A functional testing method for microprocessors

Workload-Cognizant Concurrent Error Detection in the Scheduler of a Modern Microprocessor