NDLI: Criterion to Evaluate Input-Offset Voltage of a Latch-Type Sense Amplifier

Content Provider	IEEE Xplore Digital Library
Author	Anh-Tuan Do Zhi-Hui Kong Kiat-Seng Yeo
Copyright Year	2004
Abstract	In advanced CMOS technologies where device mismatches are of major reliability concern, predicting the input-offset voltage of the sensing circuit is a crucial step in the design process as it has a direct impact on the yield. This work uses the Taylor expansion to derive a criterion to evaluate input-offset voltage of a latch-type voltage-mode sense amplifier. By innovatively setting the correct sensing criterion, this method provides a very simple, yet accurate and robust model to quantify the input-offset of the sense amplifier. The resulting offset expression incorporates three types of device mismatches, namely the threshold voltage (V_th), the trans-conductance ( K = ¿C_0x W/L) and the capacitance (C). The model is then analyzed under the worst-case scenario. It is shown that V_th has the greatest influence on the offset voltage, followed by K and C mismatches. Second-order approximation is also considered when high-level mismatches are present. Extensive simulations have also been carried out to verify the accuracy of the model using three different CMOS technologies.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	83
Ending Page	92
Page Count	10
File Size	797469
File Format	PDF
ISSN	15498328
Volume Number	57
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	CMOS technology Threshold voltage Random access memory Capacitance Inverters Integrated circuit technology Energy consumption CMOS process Process design Taylor series SRAM Latch-type sense amplifier mismatch sensing circuit
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of an offset-tolerant voltage sense amplifier bit-line sensing circuit for SRAM memories

An Energy-Efficient Offset-Cancelling Sense Amplifier

Design and Sensitivity Analysis of a New Current-Mode Sense Amplifier for Low-Power SRAM

Modeling of Statistical Variation Effects on DRAM Sense Amplifier Offset Voltage

Static noise margin variation for sub-threshold SRAM in 65-nm CMOS

A 128 Kbit SRAM With an Embedded Energy Monitoring Circuit and Sense-Amplifier Offset Compensation Using Body Biasing

Switching pMOS Sense Amplifier for High-Density Low-Voltage Single-Ended SRAM

A 28 nm 2 Mbit 6 T SRAM With Highly Configurable Low-Voltage Write-Ability Assist Implementation and Capacitor-Based Sense-Amplifier Input Offset Compensation

A High-Density 45 nm SRAM Using Small-Signal Non-Strobed Regenerative Sensing

Criterion to Evaluate Input-Offset Voltage of a Latch-Type Sense Amplifier

Similar Documents

Design of an offset-tolerant voltage sense amplifier bit-line sensing circuit for SRAM memories

An Energy-Efficient Offset-Cancelling Sense Amplifier

Design and Sensitivity Analysis of a New Current-Mode Sense Amplifier for Low-Power SRAM

Modeling of Statistical Variation Effects on DRAM Sense Amplifier Offset Voltage

Static noise margin variation for sub-threshold SRAM in 65-nm CMOS

A 128 Kbit SRAM With an Embedded Energy Monitoring Circuit and Sense-Amplifier Offset Compensation Using Body Biasing

Switching pMOS Sense Amplifier for High-Density Low-Voltage Single-Ended SRAM

A 28 nm 2 Mbit 6 T SRAM With Highly Configurable Low-Voltage Write-Ability Assist Implementation and Capacitor-Based Sense-Amplifier Input Offset Compensation

A High-Density 45 nm SRAM Using Small-Signal Non-Strobed Regenerative Sensing

Criterion to Evaluate Input-Offset Voltage of a Latch-Type Sense Amplifier