NDLI: Advanced Variance Reduction and Sampling Techniques for Efficient Statistical Timing Analysis

Content Provider	IEEE Xplore Digital Library
Author	Jaffari, J. Anis, M.
Copyright Year	1982
Abstract	The Monte-Carlo (MC) technique is a traditional solution for a reliable statistical analysis, and in contrast to probabilistic methods, it can account for any complicate model. However, a precise analysis that involves a traditional MC-based technique requires many simulation iterations, especially for the extreme quantile points. In this paper, advanced sampling and variance reduction techniques, along with applications for efficient digital circuit timing yield analysis, are studied. Three techniques are proposed: 1) an enhanced quasi-MC-based sampling which generates optimally low-discrepancy samples suitable for yield estimation of digital circuits; 2) an order-statistics based control variate technique that improves the quality of the yield estimations, when a moderate number of samples is needed; and 3) a classical control-variate technique utilized for a variance-reduced critical delay's statistical moment estimation. This solution is shown to be effective even for a very low number of samples.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	1894
Ending Page	1907
Page Count	14
File Size	1313271
File Format	PDF
ISSN	02780070
Volume Number	29
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay Yield estimation Digital circuits Convergence Timing Integrated circuit modeling Engines variance reduction Control variate digital very large scale integration (VLSI) circuits quasi-Monte Carlo statistical static timing analysis (SSTA) timing yield
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fast Statistical Static Timing Analysis Using Smart Monte Carlo Techniques

Why Quasi-Monte Carlo is Better Than Monte Carlo or Latin Hypercube Sampling for Statistical Circuit Analysis

Hardware accelerators for timing simulation of VLSI digital circuits

On Efficient LHS-Based Yield Analysis of Analog Circuits

Fast Monte Carlo Estimation of Timing Yield With Importance Sampling and Transistor-Level Circuit Simulation

Statistical Timing Analysis With Coupling

Slack in static timing analysis

Statistical static timing analysis with conditional linear MAX/MIN approximation and extended canonical timing model

Delay insertion method in clock skew scheduling

Advanced Variance Reduction and Sampling Techniques for Efficient Statistical Timing Analysis

Similar Documents

Fast Statistical Static Timing Analysis Using Smart Monte Carlo Techniques

Why Quasi-Monte Carlo is Better Than Monte Carlo or Latin Hypercube Sampling for Statistical Circuit Analysis

Hardware accelerators for timing simulation of VLSI digital circuits

On Efficient LHS-Based Yield Analysis of Analog Circuits

Fast Monte Carlo Estimation of Timing Yield With Importance Sampling and Transistor-Level Circuit Simulation

Statistical Timing Analysis With Coupling

Slack in static timing analysis

Statistical static timing analysis with conditional linear MAX/MIN approximation and extended canonical timing model

Delay insertion method in clock skew scheduling

Advanced Variance Reduction and Sampling Techniques for Efficient Statistical Timing Analysis