NDLI: Rapid Design Space Exploration of Application Specific Heterogeneous Pipelined Multiprocessor Systems

Content Provider	IEEE Xplore Digital Library
Author	Javaid, H. Ignjatovic, A. Parameswaran, S.
Copyright Year	1982
Abstract	This paper describes a rapid design methodology to create a pipeline of processors to execute streaming applications. The methodology seeks a system with the smallest area while its runtime is within a specified runtime constraint. Initially, a heuristic is used to rapidly explore a large number of processor configurations to find the near Pareto front of the design space, and then an exact integer linear programming (ILP) formulation (EIF) is used to find an optimal solution. A reduced ILP formulation (RIF) or the heuristic is used if the EIF does not find an optimal solution in a given time window. This design methodology was integrated into a commercial design flow and was evaluated on four benchmarks with design spaces containing up to 10¹⁶ design points. For each benchmark, the near Pareto front was found in less than 3 h using the heuristic, while EIF took up to 16 h. The results show that the average area error of the heuristic and RIF was within 2.25% and 1.25% of the optimal design points for all the benchmarks, respectively. The heuristic is faster than RIF, while both the heuristic and RIF are significantly faster than EIF.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	1777
Ending Page	1789
Page Count	13
File Size	422490
File Format	PDF
ISSN	02780070
Volume Number	29
Issue Number	11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-11-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Program processors Pipelines Runtime Multiprocessing systems Space exploration Transform coding Design methodology multiprocessor system on chip (MPSoC) Algorithms application specific architectures design space exploration integer linear programming
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Application-specific heterogeneous multiprocessor synthesis using extensible processors

Multiprocessor System-on-Chip (MPSoC) Technology

ReSPIR: A Response Surface-Based Pareto Iterative Refinement for Application-Specific Design Space Exploration

Exploring Multilevel Cache Hierarchies in Application Specific MPSoCs

Embedded Multiprocessor Systems-on-Chip Programming

Systematic and Automated Multiprocessor System Design, Programming, and Implementation

Automated bus generation for multiprocessor SoC design

Energy-Efficient Adaptive Pipelined MPSoCs for Multimedia Applications

Multiobjective optimization and evolutionary algorithms for the application mapping problem in multiprocessor system-on-chip design

Rapid Design Space Exploration of Application Specific Heterogeneous Pipelined Multiprocessor Systems

Similar Documents

Application-specific heterogeneous multiprocessor synthesis using extensible processors

Multiprocessor System-on-Chip (MPSoC) Technology

ReSPIR: A Response Surface-Based Pareto Iterative Refinement for Application-Specific Design Space Exploration

Exploring Multilevel Cache Hierarchies in Application Specific MPSoCs

Embedded Multiprocessor Systems-on-Chip Programming

Systematic and Automated Multiprocessor System Design, Programming, and Implementation

Automated bus generation for multiprocessor SoC design

Energy-Efficient Adaptive Pipelined MPSoCs for Multimedia Applications

Multiobjective optimization and evolutionary algorithms for the application mapping problem in multiprocessor system-on-chip design

Rapid Design Space Exploration of Application Specific Heterogeneous Pipelined Multiprocessor Systems