NDLI: Fully Monolithic Cellular Buck Converter Design for 3-D Power Delivery

Content Provider	IEEE Xplore Digital Library
Author	Jian Sun Giuliano, D. Devarajan, S. Jian-Qiang Lu Chow, T.P. Gutmann, R.J.
Copyright Year	1993
Abstract	A fully monolithic interleaved buck dc-dc point-of-load (PoL) converter has been designed and fabricated in a 0.18-mm SiGe BiCMOS process. Target application of the design is 3-D power delivery for future microprocessors, in which the PoL converter will be vertically integrated with the processor using wafer-level 3-D interconnect technologies. Advantages of 3-D power delivery over conventional discrete voltage regulator modules (VRMs) are discussed. The prototype design, using two interleaved buck converter cells each operating at 200 MHz switching frequency and delivering 500 mA output current, is discussed with a focus on the converter power stage and control loop to highlight the tradeoffs unique to such high-frequency, monolithic designs. Measured steady-state and dynamic responses of the fabricated prototype are presented to demonstrate the ability of such monolithic converters to meet the power delivery requirements of future processors.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	447
Ending Page	451
Page Count	5
File Size	1069499
File Format	PDF
ISSN	10638210
Volume Number	17
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-03-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Buck converters Prototypes DC-DC power converters Silicon germanium Germanium silicon alloys BiCMOS integrated circuits Microprocessors Voltage Regulators Switching frequency voltage regulator 3-D integration dc-to-dc converters monolithic power conversion power delivery power management
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multiphase converter structures applied to integrated micro-power application circuits.

A 65MHZ switching rate, two-stage interleaved synchronous buck converter with fully integrated output filter

A Multistage Interleaved Synchronous Buck Converter With Integrated Output Filter in 0.18 $mu$m SiGe Process

Feasibility of Monolithic and 3D-Stacked DC-DC Converters for Microprocessors in 90nm Technology Generation

High Voltage Tolerant Linear Regulator With Fast Digital Control for Biasing of Integrated DC-DC Converters

Feasibility of monolithic and 3D-stacked DC-DC converters for microprocessors in 90nm technology generation

Efficiency analysis of a high frequency buck converter for on–chip integration with a dual–Vmicroprocessor

Integrated DC-DC converter design for improved WCDMA power amplifier efficiency in SiGe BiCMOS technology

1.5 MHz, 300 mA step-down switching regulator

Fully Monolithic Cellular Buck Converter Design for 3-D Power Delivery

Similar Documents

Multiphase converter structures applied to integrated micro-power application circuits.

A 65MHZ switching rate, two-stage interleaved synchronous buck converter with fully integrated output filter

A Multistage Interleaved Synchronous Buck Converter With Integrated Output Filter in 0.18 $mu$m SiGe Process

Feasibility of Monolithic and 3D-Stacked DC-DC Converters for Microprocessors in 90nm Technology Generation

High Voltage Tolerant Linear Regulator With Fast Digital Control for Biasing of Integrated DC-DC Converters

Feasibility of monolithic and 3D-stacked DC-DC converters for microprocessors in 90nm technology generation

Efficiency analysis of a high frequency buck converter for on–chip integration with a dual–Vmicroprocessor

Integrated DC-DC converter design for improved WCDMA power amplifier efficiency in SiGe BiCMOS technology

1.5 MHz, 300 mA step-down switching regulator

Fully Monolithic Cellular Buck Converter Design for 3-D Power Delivery