NDLI: 81.6 GOPS Object Recognition Processor Based on a Memory-Centric NoC

Content Provider	IEEE Xplore Digital Library
Author	Donghyun Kim Kwanho Kim Joo-Young Kim Seungjin Lee Se-Joong Lee Hoi-Jun Yoo
Copyright Year	1993
Abstract	For mobile intelligent robot applications, an 81.6 GOPS object recognition processor is implemented. Based on an analysis of the target application, the chip architecture and hardware features are decided. The proposed processor aims to support both task-level and data-level parallelism. Ten processing elements are integrated for the task-level parallelism and single instruction multiple data (SIMD) instruction is added to exploit the data-level parallelism. The memory-centric network-on-chip (NoC) is proposed to support efficient pipelined task execution using the ten processing elements. It also provides coherence and consistency schemes tailored for 1-to-N and M-to-1 data transactions in a task-level pipeline. For further performance gain, the visual image processing memory is also implemented. The chip is fabricated in a 0.18-mum CMOS technology and computes the key-point localization stage of the SIFT object recognition twice faster than the 2.3 GHz Core 2 Duo processor.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	370
Ending Page	383
Page Count	14
File Size	3530653
File Format	PDF
ISSN	10638210
Volume Number	17
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-03-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Object recognition Network-on-a-chip Parallel processing CMOS technology Intelligent robots Hardware Pipelines Performance gain Image processing CMOS process VLSI Multiprocessing network-on-chip (NoC) object recognition
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Implementation of Memory-Centric NoC for 81.6 GOPS object recognition processor

An 81.6 GOPS Object Recognition Processor Based on NoC and Visual Image Processing Memory

Vision platform for mobile intelligent robot based on 81.6 GOPS object recognition processor

81.6 gops object recognition processor.

Vision platform for mobile intelligent robot based on 81.6 GOPS object recognition processor

81.6 gops object recognition processor based on.

A 125 GOPS 583 mW Network-on-Chip Based Parallel Processor With Bio-Inspired Visual Attention Engine

7.4 vision platform for mobile intelligent robot based on 81.6 gops object recognition processor.

Parallel computing for noc based multi processor.

81.6 GOPS Object Recognition Processor Based on a Memory-Centric NoC

Similar Documents

Implementation of Memory-Centric NoC for 81.6 GOPS object recognition processor

An 81.6 GOPS Object Recognition Processor Based on NoC and Visual Image Processing Memory

Vision platform for mobile intelligent robot based on 81.6 GOPS object recognition processor

81.6 gops object recognition processor.

Vision platform for mobile intelligent robot based on 81.6 GOPS object recognition processor

81.6 gops object recognition processor based on.

A 125 GOPS 583 mW Network-on-Chip Based Parallel Processor With Bio-Inspired Visual Attention Engine

7.4 vision platform for mobile intelligent robot based on 81.6 gops object recognition processor.

Parallel computing for noc based multi processor.

81.6 GOPS Object Recognition Processor Based on a Memory-Centric NoC