NDLI: A Fast-Marching Time-Domain Layered Finite-Element Reduction-Recovery Method for High-Frequency VLSI Design

Content Provider	IEEE Xplore Digital Library
Author	Houle Gan Dan Jiao
Copyright Year	1963
Abstract	A fast-marching time-domain layered finite-element reduction-recovery (LAFE-RR) method is proposed for high-frequency modeling and simulation of large-scale integrated circuits. This method increases the time step of the LAFE-RR method by three orders of magnitude. In addition, it preserves the computational efficiency of the LAFE-RR method, i.e., the matrix reduction is achieved analytically from a three-dimensional layered system to a single-layer one regardless of the original problem size, and the sparsity of the reduced single-layer system matrix is the same as that of the original system matrix. The method applies to any arbitrarily-shaped multilayer structure. Numerical and experimental results are given to demonstrate its validity.
Sponsorship	IEEE Antennas and Propagation Society
Starting Page	577
Ending Page	581
Page Count	5
File Size	410728
File Format	PDF
ISSN	0018926X
Volume Number	57
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Time domain analysis Finite element methods Very large scale integration Transmission line matrix methods RLC circuits Integrated circuit modeling Nonhomogeneous media Frequency Conductors Computational efficiency time domain analysis Electromagnetics finite element methods high frequency on-chip circuits
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A fast-marching time-domain layered finite-element reduction-recovery method for high-frequency VLSI design

A Time-Domain Layered Finite Element Reduction Recovery (LAFE-RR) Method for High-Frequency VLSI Design

A fast-marching time-domain layered finite-element reduction-recovery method for high-frequency VLSI design (2008)

A time-domain layered finite element reduction recovery method (LAFE-RR) for high-frequency VLSI design

A Recovery Algorithm of Linear Complexity in the Time-Domain Layered Finite Element Reduction Recovery (LAFE-RR) Method for Large-Scale Electromagnetic Analysis of High-Speed ICs

A Recovery Algorithm of Linear Complexity in the Time-Domain Layered Finite Element Reduction Recovery (LAFE-RR) Method for Large Scale Electromagnetic Analysis of High-Speed ICs

Fast Reduction Algorithms in the Frequency-Domain Layered Finite Element Method for the Electromagnetic Analysis of Large-Scale High-Frequency Integrated Circuits

Hierarchical Finite-Element Reduction-Recovery Method for Large-Scale Transient Analysis of High-Speed Integrated Circuits

A reduction recovery algorithm for frequency-domain layered finite element analysis of large-scale high-frequency integrated circuits

A Fast-Marching Time-Domain Layered Finite-Element Reduction-Recovery Method for High-Frequency VLSI Design

Similar Documents

A fast-marching time-domain layered finite-element reduction-recovery method for high-frequency VLSI design

A Time-Domain Layered Finite Element Reduction Recovery (LAFE-RR) Method for High-Frequency VLSI Design

A fast-marching time-domain layered finite-element reduction-recovery method for high-frequency VLSI design (2008)

A time-domain layered finite element reduction recovery method (LAFE-RR) for high-frequency VLSI design

A Recovery Algorithm of Linear Complexity in the Time-Domain Layered Finite Element Reduction Recovery (LAFE-RR) Method for Large-Scale Electromagnetic Analysis of High-Speed ICs

A Recovery Algorithm of Linear Complexity in the Time-Domain Layered Finite Element Reduction Recovery (LAFE-RR) Method for Large Scale Electromagnetic Analysis of High-Speed ICs

Fast Reduction Algorithms in the Frequency-Domain Layered Finite Element Method for the Electromagnetic Analysis of Large-Scale High-Frequency Integrated Circuits

Hierarchical Finite-Element Reduction-Recovery Method for Large-Scale Transient Analysis of High-Speed Integrated Circuits

A reduction recovery algorithm for frequency-domain layered finite element analysis of large-scale high-frequency integrated circuits

A Fast-Marching Time-Domain Layered Finite-Element Reduction-Recovery Method for High-Frequency VLSI Design