NDLI: A Configurable Motion Estimation Architecture for Block-Matching Algorithms

Content Provider	IEEE Xplore Digital Library
Author	Vanne, J. Aho, E. Kuusilinna, K. Hamalainen, T.D.
Copyright Year	1991
Abstract	This paper introduces a configurable motion estimation architecture for a wide range of fast block-matching algorithms (BMAs). Contemporary motion estimation architectures are either too rigid for multiple BMAs or the flexibility in them is implemented at the cost of reduced performance. The proposed architecture overcomes both of these limitations. The configurability of the proposed architecture is based on a new BMA framework that can be adjusted to support the desired set of BMAs. The chosen framework configuration is implemented by an intelligent control logic which is integrated to an efficient parallel memory system and distortion computation unit. The flexibility of the framework is demonstrated by mapping five different BMAs (BBGDS, DS, CDS, HEXBS, and TSS) to the architecture. The total execution time of the mapped BMAs is shown to be almost directly proportional to the number of tested checking points in the search area, so the architecture is very tolerant of different BMA-specific search strategies and search patterns. In addition, a run-time switching between supported BMAs can be done without performance compromises. With a 0.13-mum CMOS technology, the proposed architecture configured for HEXBS, BBGDS, and TSS requires only 14.2 kgates and 2.5 KB of memory at 200 MHz operating frequency. A performance comparison to the reference programmable architectures reveals that only the proposed implementation is able to process real-time (30 fps) fixed block-size motion estimation (1 reference frame) at full HDTV resolution (1920 times1080).
Sponsorship	IEEE Circuits and Systems Society
Starting Page	466
Ending Page	477
Page Count	12
File Size	563720
File Format	PDF
ISSN	10518215
Volume Number	19
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-04-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Motion estimation Computer architecture CMOS technology Costs Intelligent control Logic Concurrent computing Testing Runtime Frequency motion estimation Block-matching algorithms (BMAs) BMA framework configurable architecture
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Media Technology

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Parallel Memory System for Variable Block-Size Motion Estimation Algorithms

Efficient and configurable full-search block-matching processors

A 4-way pipelined processing architecture for three-step search block-matching motion estimation

Memory bandwidth efficient hardware architecture for AVS encoder

A High-Performance Sum of Absolute Difference Implementation for Motion Estimation

Low Power Motion Estimation Based on Probabilistic Computing

Adaptive adjustment of the search window for block-matching algorithm with variable block size

A high-performance reconfigurable VLSI architecture for vbsme in H.264

A novel low-power full-search block-matching motion-estimation design for H.263+

A Configurable Motion Estimation Architecture for Block-Matching Algorithms

Similar Documents

A Parallel Memory System for Variable Block-Size Motion Estimation Algorithms

Efficient and configurable full-search block-matching processors

A 4-way pipelined processing architecture for three-step search block-matching motion estimation

Memory bandwidth efficient hardware architecture for AVS encoder

A High-Performance Sum of Absolute Difference Implementation for Motion Estimation

Low Power Motion Estimation Based on Probabilistic Computing

Adaptive adjustment of the search window for block-matching algorithm with variable block size

A high-performance reconfigurable VLSI architecture for vbsme in H.264

A novel low-power full-search block-matching motion-estimation design for H.263+

A Configurable Motion Estimation Architecture for Block-Matching Algorithms