NDLI: Selective Harmonic Elimination PWM Control Scheme on a Three-Phase Four-Leg Voltage Source Inverter

Content Provider	IEEE Xplore Digital Library
Author	Fanghua Zhang Yangguang Yan
Copyright Year	1986
Abstract	A selective harmonic elimination (SHE) control strategy on a three-phase four-leg inverter is reported in this paper. The control signals of the four legs are calculated as follows: 1) control signals of three legs are mathematically expressed using Fourier-based equations on line-to-line basis as conventional SHE technology, which eliminates lower order nontriplen harmonics, and 2) the fourth leg produces the harmonics that are equal to the lower triplen harmonics produced by the other legs. The inverter has almost symmetric three-phase output voltage with unbalanced load because the fourth leg provides a low-impedance path for the triplen harmonics. The switching-to-fundamental frequency ratio is only 13 and 27 (per unit) p.u. for the three legs and the fourth leg in the proposed prototype, which is with the total harmonic distortion of output voltage lower than 4%. Selected solutions for the switching angles are presented and verified by simulation and experimentation in order to confirm the effectiveness of the proposed scheme.
Sponsorship	IEEE Power Electronics Society
Starting Page	1682
Ending Page	1689
Page Count	8
File Size	280312
File Format	PDF
ISSN	08858993
Volume Number	24
Issue Number	7
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-07-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pulse width modulation inverters Voltage control Pulse width modulation Leg Capacitors Topology Switching frequency Total harmonic distortion Wire Hysteresis three-phase four-leg inverter Selective harmonic elimination
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analysis of Input Voltage Switching Ripple in Three-Phase Four-Wire Split Capacitor PWM Inverters

Prediction of DC-Link Voltage Switching Ripple in Three-Phase Four-Leg PWM Inverters

A New Vector-Based Hysteresis Current Control Scheme for Three-Phase PWM Voltage-Source Inverters

A FPGA-Based Generalized Pulse Width Modulator for Three-Leg Center-Split and Four-Leg Voltage Source Inverters

A Carrier-Based PWM Method With Optimal Switching Sequence for a Multilevel Four-Leg Voltage-Source Inverter

Modulating Functions of Space Vector PWM for Three-Leg VSI-Fed Unbalanced Two-Phase Induction Motors

On Attaining the Multiple Solutions of Selective Harmonic Elimination PWM Three-Level Waveforms Through Function Minimization

Three-Level Inverter-Based Shunt Active Power Filter in Three-Phase Three-Wire and Four-Wire Systems

Improved three-phase, five-level pulse-width modulation switched voltage source inverter

Selective Harmonic Elimination PWM Control Scheme on a Three-Phase Four-Leg Voltage Source Inverter

Similar Documents

Analysis of Input Voltage Switching Ripple in Three-Phase Four-Wire Split Capacitor PWM Inverters

Prediction of DC-Link Voltage Switching Ripple in Three-Phase Four-Leg PWM Inverters

A New Vector-Based Hysteresis Current Control Scheme for Three-Phase PWM Voltage-Source Inverters

A FPGA-Based Generalized Pulse Width Modulator for Three-Leg Center-Split and Four-Leg Voltage Source Inverters

A Carrier-Based PWM Method With Optimal Switching Sequence for a Multilevel Four-Leg Voltage-Source Inverter

Modulating Functions of Space Vector PWM for Three-Leg VSI-Fed Unbalanced Two-Phase Induction Motors

On Attaining the Multiple Solutions of Selective Harmonic Elimination PWM Three-Level Waveforms Through Function Minimization

Three-Level Inverter-Based Shunt Active Power Filter in Three-Phase Three-Wire and Four-Wire Systems

Improved three-phase, five-level pulse-width modulation switched voltage source inverter

Selective Harmonic Elimination PWM Control Scheme on a Three-Phase Four-Leg Voltage Source Inverter