NDLI: Extended Sequential Logic for Synchronous Circuit Optimization and Its Applications

Content Provider	IEEE Xplore Digital Library
Author	Meher, P.K.
Copyright Year	1982
Abstract	In this paper, we present a new approach for the extension of sequential logic functionality of D flip-flop in order to perform an additional Boolean function simultaneously along with its usual bit-storage function. We show that a combinational function of the form (a middotb), (a + b) , (a +[(b)]), or ([(a)] middotb) which occurs frequently in a feedforward path with a D flip-flop could be implemented efficiently by a D flip-flop with RESET or SET provision. Similarly, (a oplusb) or ((a middotb) oplusc) in the feedback loop with a D flip-flop could be implemented by a T flip-flop by suitable modification of the clock. The use of such extended sequential logic is found to result in a significant reduction in critical path and saving in area complexity over the direct implementation. Moreover, we present a simple approach for the construction of CMOS T flip-flop by modification of clock signal of D flip-flop, which is found to be more efficient than the T flip-flop derived from JK flip-flop. The extended sequential logic is used for the implementation of finite-field multiplication over GF(2^m) and carry-save addition of real numbers. In both these cases, the use of extended logic is found to offer a substantial saving in area and time complexity over the conventional implementations.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	469
Ending Page	477
Page Count	9
File Size	517921
File Format	PDF
ISSN	02780070
Volume Number	28
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-04-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Sequential circuits Circuit optimization Flip-flops Feedback loop Boolean functions Clocks CMOS logic circuits Digital arithmetic Digital circuits Registers sequential logic Carry-save addition combinational logic digital arithmetic finite-field arithmetic logic optimization
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Combinational and sequential logic optimization by redundancy addition and removal

Optimizing Sequential Cycles Through Shannon Decomposition and Retiming

Exploiting multicycle false paths in the performance optimization of sequential logic circuits

Test generation and verification for highly sequential circuits

Performance optimization of pipelined logic circuits using peripheral retiming and resynthesis

The calculation of signal stable ranges in combinational circuits

Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation

Modeling and Optimization for Soft-Error Reliability of Sequential Circuits

Sequential logic optimization for low power using input-disabling precomputation architectures

Extended Sequential Logic for Synchronous Circuit Optimization and Its Applications

Similar Documents

Combinational and sequential logic optimization by redundancy addition and removal

Optimizing Sequential Cycles Through Shannon Decomposition and Retiming

Exploiting multicycle false paths in the performance optimization of sequential logic circuits

Test generation and verification for highly sequential circuits

Performance optimization of pipelined logic circuits using peripheral retiming and resynthesis

The calculation of signal stable ranges in combinational circuits

Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation

Modeling and Optimization for Soft-Error Reliability of Sequential Circuits

Sequential logic optimization for low power using input-disabling precomputation architectures

Extended Sequential Logic for Synchronous Circuit Optimization and Its Applications