NDLI: Modeling and Optimization for Soft-Error Reliability of Sequential Circuits

Content Provider	IEEE Xplore Digital Library
Author	Miskov-Zivanov, N. Marculescu, D.
Copyright Year	1982
Abstract	Due to reduction in device feature size and supply voltage, the sensitivity to radiation-induced transient faults of digital systems dramatically increases. In this paper, we present two approaches to evaluating the susceptibility of sequential circuits to soft errors. The first approach uses the Markov chain theory but can only provide steady-state behavior information. The second approach uses symbolic modeling based on binary decision diagrams/algebraic decision diagrams and circuit unrolling. The soft-error rate (SER) evaluation using this approach is demonstrated by the set of experimental results, which show that, for most of the benchmarks used, the SER decreases well below a given threshold (10^-7 FIT) within ten clock cycles after the hit. The results obtained with the proposed symbolic framework are within 4% average error and up to 11 000x faster when compared to HSPICE detailed circuit simulation. The framework can be used for selective gate sizing targeting radiation hardening, leading up to 80% SER reduction when applied to a subset of ISCAS'89 benchmarks.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	803
Ending Page	816
Page Count	14
File Size	901375
File Format	PDF
ISSN	02780070
Volume Number	27
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-05-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Sequential circuits Voltage Circuit faults Digital systems Steady-state Data structures Boolean functions Clocks Circuit simulation Radiation hardening symbolic manipulation Combinational logic circuits reliability sequential logic circuits
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Circuit Reliability Analysis Using Symbolic Techniques

Extended Sequential Logic for Synchronous Circuit Optimization and Its Applications

Soft-Error-Rate-Analysis (SERA) Methodology

Multiple Transient Faults in Combinational and Sequential Circuits: A Systematic Approach

Simulating digital circuits with one bit per wire

Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation

Gate sizing to radiation harden combinational logic

Exploiting multicycle false paths in the performance optimization of sequential logic circuits

Sequential equivalence checking based on structural similarities

Modeling and Optimization for Soft-Error Reliability of Sequential Circuits

Similar Documents

Circuit Reliability Analysis Using Symbolic Techniques

Extended Sequential Logic for Synchronous Circuit Optimization and Its Applications

Soft-Error-Rate-Analysis (SERA) Methodology

Multiple Transient Faults in Combinational and Sequential Circuits: A Systematic Approach

Simulating digital circuits with one bit per wire

Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation

Gate sizing to radiation harden combinational logic

Exploiting multicycle false paths in the performance optimization of sequential logic circuits

Sequential equivalence checking based on structural similarities

Modeling and Optimization for Soft-Error Reliability of Sequential Circuits