NDLI: High-Speed Optical Receivers With Integrated Photodiode in 130 nm CMOS

Content Provider	IEEE Xplore Digital Library
Author	Tavernier, F. Steyaert, M.S.J.
Copyright Year	1966
Abstract	The design and measurement of two optical receivers with integrated photodiode in 130 nm CMOS is presented. The low bandwidth, which is typical for photodiodes in CMOS technologies, is circumvented by a differential photodiode topology on the one hand and by including an optimized equalizer in the receiver chain on the other hand. The low responsivity of a CMOS photodiode is compensated by a very low-noise design for the differential TIA. The disadvantage of such a low-noise design is its high power consumption. Therefore, a design strategy is presented where part of the circuit is biased in weak inversion. Doing so, the power consumption is decreased from 138 mW for the standard design to only 74.16 mW. Both designs are measured optically with 850 nm modulated light and are able to operate at 4.5 Gbit/s with a BER lower than 10^-12. The sensitivities for this BER and speed are - 3.8 dBm and -3.4 dBm respectively. The receivers even work up to 5 Gbit/s for BER values around 10^-9.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	2856
Ending Page	2867
Page Count	12
File Size	825428
File Format	PDF
ISSN	00189200
Volume Number	44
Issue Number	10
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-10-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Optical receivers Photodiodes Bit error rate Optical design CMOS technology Energy consumption Optical modulation Bandwidth Topology Equalizers photodiodes Amplifiers CMOS analog integrated circuits data communication equalizers optical communication optical receivers
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 5.5 Gbit/s optical receiver in 130 nm CMOS with speed-enhanced integrated photodiode

A 3-Gb/s optical detector in standard CMOS for 850-nm optical communication

A high-speed 850-nm optical receiver front-end in 0.18-/spl mu/m CMOS

A Gigabit Optical Receiver with Monolithically Integrated Photodiode in 0.18 μm CMOS

Power efficient 4.5Gbit/s optical receiver in 130nm CMOS with integrated photodiode

A 15-Gb/s 2.4-V Optical Receiver Using a Ge-on-SOI Photodiode and a CMOS IC

High-speed monolithically integrated silicon optical receiver fabricated in 130-nm CMOS technology

A 5-Gbps optical receiver with monolithically integrated photodetector in 0.18-µm CMOS

A high-speed POF receiver with 1 mm integrated photodiode in 180 nm CMOS

High-Speed Optical Receivers With Integrated Photodiode in 130 nm CMOS

Similar Documents

A 5.5 Gbit/s optical receiver in 130 nm CMOS with speed-enhanced integrated photodiode

A 3-Gb/s optical detector in standard CMOS for 850-nm optical communication

A high-speed 850-nm optical receiver front-end in 0.18-/spl mu/m CMOS

A Gigabit Optical Receiver with Monolithically Integrated Photodiode in 0.18 μm CMOS

Power efficient 4.5Gbit/s optical receiver in 130nm CMOS with integrated photodiode

A 15-Gb/s 2.4-V Optical Receiver Using a Ge-on-SOI Photodiode and a CMOS IC

High-speed monolithically integrated silicon optical receiver fabricated in 130-nm CMOS technology

A 5-Gbps optical receiver with monolithically integrated photodetector in 0.18-µm CMOS

A high-speed POF receiver with 1 mm integrated photodiode in 180 nm CMOS

High-Speed Optical Receivers With Integrated Photodiode in 130 nm CMOS