NDLI: A Temperature-to-Digital Converter Based on an Optimized Electrothermal Filter

Content Provider	IEEE Xplore Digital Library
Author	Kashmiri, S.M. Sha Xia Makinwa, K.A.A.
Copyright Year	1966
Abstract	This paper describes the design of a CMOS temperature-to-digital converter (TDC). It operates by measuring the temperature-dependent phase shift of an electrothermal filter (ETF). Compared to previous work, this TDC employs an ETF whose layout has been optimized to minimize the thermal phase spread caused by lithographic inaccuracy. To minimize electrical phase spread, the TDC's front-end consists of a wide bandwidth gain-boosted transconductor. The transconductor's output current is then digitized by a phase-domain SigmaDelta modulator whose phase-summing node is realized by a chopper demodulator. To minimize the residual offset caused by the demodulator's switching action, the demodulator is located at the virtual ground nodes established by the transconductor's gain-boosting amplifiers. Measurements on 16 samples (within one batch) show that the TDC has an untrimmed inaccuracy of less than plusmn0.7degC (3sigma) over the military range (-55degC to 125degC).
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	2026
Ending Page	2035
Page Count	10
File Size	1863682
File Format	PDF
ISSN	00189200
Volume Number	44
Issue Number	7
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-07-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Electrothermal effects Transconductors Demodulation Filters Phase measurement Temperature measurement Bandwidth Phase modulation Digital modulation Choppers temperature sensors Electrothermal filters phase-domain sigma-delta modulator synchronous demodulation
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Electromechanical-Filter-Based Bandpass Sigma–Delta Modulator

Effect of Clock Duty-Cycle Error on Two-Channel Interleaved $DeltaSigma$ DACs

A Design Approach for Power-Optimized Fully Reconfigurable $Delta Sigma$ A/D Converter for 4G Radios

An 80-dB DR, 7.2-MHz Bandwidth Single Opamp Biquad Based CT $Delta Sigma$ Modulator Dissipating 13.7-mW

A cascaded continuous-time /spl Sigma//spl Delta/ Modulator with 67-dB dynamic range in 10-MHz bandwidth

Bandpass Sigma–Delta Modulator Employing SAW Resonator as Loop Filter

A fourth-order bandpass sigma-delta modulator

A 20-bit 25-kHz delta-sigma A/D converter utilizing a frequency-shaped chopper stabilization scheme

Demonstration of the multi-bit sigma-delta A/D converter with the decimation filter

A Temperature-to-Digital Converter Based on an Optimized Electrothermal Filter

Similar Documents

Electromechanical-Filter-Based Bandpass Sigma–Delta Modulator

Effect of Clock Duty-Cycle Error on Two-Channel Interleaved $DeltaSigma$ DACs

A Design Approach for Power-Optimized Fully Reconfigurable $Delta Sigma$ A/D Converter for 4G Radios

An 80-dB DR, 7.2-MHz Bandwidth Single Opamp Biquad Based CT $Delta Sigma$ Modulator Dissipating 13.7-mW

A cascaded continuous-time /spl Sigma//spl Delta/ Modulator with 67-dB dynamic range in 10-MHz bandwidth

Bandpass Sigma–Delta Modulator Employing SAW Resonator as Loop Filter

A fourth-order bandpass sigma-delta modulator

A 20-bit 25-kHz delta-sigma A/D converter utilizing a frequency-shaped chopper stabilization scheme

Demonstration of the multi-bit sigma-delta A/D converter with the decimation filter

A Temperature-to-Digital Converter Based on an Optimized Electrothermal Filter